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SUMMARY
Recent years have brought many new developments in the processing of speech and acoustic
signals. Yet, despite this, the process of acquiring signals h s gone largely unchanged. Adding
spatial diversity to the repertoire of signal acquisition has long been known to offer advantages
for processing signals further. The processing capabilities of mobile devices had not previously
been able to handle the required computation to handle thesepr vious streams of information.
But current processing capabilities are such that the extra wo kload introduced by the addition of
mutiple sensors on a mobile device are not over-burdensome.How these extra data streams can
best be handled is still an open question. The present work deals with the examination of one
type of spatial processing technique, known as beamforming. A microphone array test platform
is constructed and can be verified through a number of beamforming agorithms. Issues related to
speech acquisition through microphones arrays are discussed. Some algorithms that can be used





Recent years have brought many new developments in the processing of speech and acoustic sig-
nals. Automatic speech recognition on computers has progressed to the point of widespread com-
mercialization. Modern digital hearing aids help millionsto communicate despite advanced age
and varying hearing impairments[1]. More efficient use of communication channels is now being
made thanks to vastly improved analysis and coding of human speech[2]. All of these advances
have been fueled by advances in semiconductor technology, which has dutifully obeyed Moore’s
Law [3] for decades. The computing power available to the individual today far surpasses the
amount available to the best research labs of 30 years ago. The world remains in the midst of a
digital revolution.
It is important to remember, however, that the world itself rmains very much analog. The
signals present around us, acoustic and othewise, are continu us in time and range. Thus, in spite
of all of the digital and computational advances, the natureof how we acquire signals has not
changed much in recent times. A sensor or transducer is used to create an analog electrical signal,
representative of the real-world signal we want to analyze.That signal is pre-conditioned by some
analog electronics, which may include amplifiers, filters, biasing ciruitry, and modulators/demodu-
lators. The conditioned analog signal is then presented as the input to an analog-to-digital converter
(ADC). The ADC must convert the analog signal from a continuous-time, continuous-valued sig-
nal to a discrete-time, discrete-valued, or digital, signal. This conversion happens by sampling the
analog signal at regular intervals (the sampling period), after which the samples are quantized to a
set of pre-determined values [4].
The signal conditioning described above does not have to be limited to analog circuitry. The
sensors themeselves will invaribaly perform some type of prcessing during the conversion from
physical signal to analog electrical signal. This can be either intentional or unintentional.
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In the case of acoustic transducers (microphones or hydraphones), for example, the transducers
can be directional in nature due to their physical design. Inthis case the sensor will attenuate
signals arriving from particular directions, while emphazing signals arriving from other distinct
directions. Directional microphones can be cardioid, subcardioid, hypercardioid or bidirectional
[5]. The differing directional responses of these microphone types is shown in Fig.1.1. This type
of behavior can be very useful if a desired signal can be placed in the direction of the microphone’s
maximum response and any undesired signals (interfering sources) can be placed in the direction
of the microphone’s minimum response. This type of processing i intentional and desired.
By comparison, an unintentional processing that the same microphones will invariably perform
is a non-uniform frequency response. This means that the microphone will emphasize or de-
emphasize certain temporal frequncies of sound, instead oftreating all frequencies equally. All
microphones exhibit a low-pass response, where high frequncies above a certain threshold are cut
off. Directional microphones will also have different directional reponses for different temporal
frequencies, meaning that the idealized curves shown in Fig. 1.1 will change shape as frequency
changes. Additionally, directional microphones can have diff ring responses based on the distance
from the sound sources to the microphone (e.g. the proximityeffect) [6]. These effects are results
of the physics of sound in air and of the air/d aphragm interface of the microphones.
The idea of directional microphones, or any other type of direct onal sensor, is appealing. With
such a device, there is an aditional dimension (literally three dimensions) to the discriminating
capability of any sensing system. The primary drawback to the directional sensor was alluded to
above — how does one guarantee that the desired signal falls in the mainlobe and that the undesired
signal does not. Once such a directional sensor is built, it’s d rectivity pattern is fixed. In order to
aim it towards a desired source, it must be physically steered in the direction of that source. This is
not practical in many situations, with one of the main reasons being the increased cost and failure
risk due to additional mechanical or electromechanical comp nents. In addition, such a system
could add more noise to measurements or limit the ability to track moving sources.


























































Figure 1.1.Idealized directional response for various types of directional microphones.
first developed. In [7], Johnson and Dudgeon list the primary three uses of sensor arrays:
• to enhance the signal to noise ratio of the sensing system,
• to extract information about the signal sources (such as number, position, velocity, etc.),
• and to track signal sources as they move.
Within this text we will be concerned with how well an array ofmicrophone sensors can perform
the first task of this list. The research intends to show the performance of various contemporary
algorithms under different real-world conditions in enhancing a particular desired signal which
is measured in the presence of noise or interfering sources.The complexity of the algorithms,
including their applicability in real-time systems, shalllso be considered.
3
1.2 Organization
The remainder of this work is organized as follows. The next chapter presents some general back-
ground and history on the development of array processing techniques and their fields of appli-
cation. Chapter3 provides details of the mathematical underpinnings of array signal processing,
examining approximations commonly made and providing and explaining definitions used in the
field. In addition, a breakdown of differences between narrowband and broadband approaches will
be presented, and a consideration of time-domain versus frequency domain processing will be cov-
ered. Chapter4 describes in great detail the algorithms to be tested, including specifics of their
implementations and parameters. The work continues with Chapter5, wherein the hardware and
software systems used for acquiring the audio data and implementing the algorithms is described.




One can begin to understand exactly how useful the array processing concept is when the
number and variety of applications is considered. This chapter presents some of the background
and history on the use of sensor arrays in various fields to thepresent day. These types of arrays
have been used, it seems, in nearly every field where signals of interest occur as propagating
waves. Table2.1 lists some fields of application where arrays are commonly used, and gives a
brief description of how they are used. Despite the fact thatall of the listed disciplines employ
arrays of sensors, they all do so in their own manner, sensingtheir own type of propagating energy
and using specific types of tranducers or sensors appropriate to the medium through which the
energy propagates. As a result, the development of these array processing applications often has
proceeded separately and distinctly within each field. The remainder of the chapter will address a
few of the fields listed in Table2.1and how array processing has played a role in their development.
Table 2.1.Various Fields of Application for Array Processing.
Application Field Description
Radar Phased array radar, air traffic con-
trol, and synthetic aperture radar
Sonar Source localization and classifica-
tion
Communications Directional transmission and recep-
tion
Imaging Ultrasonic and tomographic
Geophysics Earth crust mapping and oil explo-
ration
Astronomy High resolution imaging of the uni-
verse




According to Van Trees [8], antenna arrays were first used in the domain of radar for impoving
high frequency transmission and reception. Radar systems were primarily developed just prior
to and during World War II for military use as a defense against airborne attacks. Non-military
uses quickly followed the war. Early radar systems consisted of a directional antenna, such as
a paraboloc dish, which would be steered mechanically (usually through constant rotation, with
possible variations in elevation) in order to illuminate space and detect targets within range. It
is desirable to use as large an antenna as possible, because more radiation can be collected and
reflections from targets can more easily be detected. But larger arrays are more unwiedly, leading
to more cumbersome mechanical systems, and prohibiting their us in mobile platforms (ships,
planes).
These restrictions led to the idea of phased-array antennas— multiple antennas are placed
together, a phase shift is applied separately to each antenna input/output, and these shifted signals
are then summed together for input, or broadcast simultaneously for output. This setup will be
revisisted as a the delay-and-sum beamformer in Section4.1. By controlling the phase shifts of
the the individual antennas, the ‘look’ direction of the array could be changed without physically
altering the orientation of the antenna itself. Chapter 9 of [9] gives more details about the use of
phased-array antennas in radar systems.
According to Southworth, the concept of a phased-array antenna was known as early as World
War I [10]. But it wasn’t until World War II, when the “rediscovery” of radar occured that such
a system was first built. One of the first phased-array antennas — fire control antenna for large
ordinance weapons onboard U.S. capital ships — actually used mechanically-controlled phase ad-
justments [11] to steer it’s beam. Electronically steered phased arrays quickly became the norm,
replacing this type of system. The AN/FPS-85 satellite surveillance radar is considered the first
modern phased array radar. It consisted of 5184 individual transmitting antennas and 4660 receiv-
ing antennas (it consisted of two separate arrays to avoid using duplexers). More recent examples
include the PAVE PAWS radar (used in ballistic missle defense), th AEGIS phased array antenna,
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and air traffice control radars common at all airports [8].
2.2 Sonar
Sonar (SOund Navigation And Ranging) was another product of war-time necessity. The appli-
cation of arrays in sonar closely mirrors their applicationin radar, the main differences being that
acoustic energy is measured and the medium is water, not air/vacuum. Active sonar, like radar,
transmits energy and looks at reflections that are received.Using the array of sensors, the energy
transmitted can be phase aligned towards a particular direction and the received signals can be
likewise aligned to listen in that same direction. According to [12], most arrays are linear or semi-
cylindrical. This same technique is used in oceanographic exploration and underwater mapping,
just like radar can be used for ground imaging.
Passive sonar, which until recently has had no analogy in radar, requires an array of sensors to
listen to the enviroment in order to detect targets. This is both more common and more difficult.
It is more common because the use of active sonar gives away one’s presence and position, and
more difficult because the array doesn’t know what particular frequency to listen to nor in which
direction to steer the array. In this case, the requirement for wider bandwidth leads to the use
of frequency-domain techniques (see Section3.3.2 for more details) [13]. The sonar problem
is further complicated by issues inherent to the ocean, including environmental noise, varying
pressure and density (and therefore acoustic speed) with dept , and reflections/refractions due to
thermocline layers and the unstable air/water surface interface. The advantages offered by array
processing are crucial in such a harsh environment.
2.3 Communications
Van Trees references Friis and Feldman [14] as one of the first usages of arrays in wireless com-
munications. The same phased-array techniques used in radar were developed and applied simul-
taneously in the field of analog communications. Today, arrays play an important role in many
communications systems, including those found in satellites, cellular telephone systems, and even
7
interplanetary communications for unmanned exploration of the solar system. These phased-array
antennas help reduce eff cts of multi-path propagation, intereference from other sources, and re-
ceiver noise.
Due to the recent surge in demand for wireless mobile communications usage antenna arrays
for smaller, simpler systems have recently become the focusf much research [15] [16]. Due to the
mobile nature of the devices, adaptive antenna arrays must be used to track and direct the energy
transmitted and received. These adaptive antenna arrays have been labeled with the moniker “smart
arrays.” Godara [17] has written a comprehensive book detailing the type of adaptive algorithms
used within these smart antenna systems and their eff ctiveness. To emphasize the importance
of this concept for future wireless communications systems, it hould be noted that both of the
existing proposals for the next IEEE wireless LAN (WLAN) stand rd — the 802.11n standard
— rely on the use of antenna arrays, as either smart antennas(http://www.tgnsync.org) or MIMO
systems (http://www.wwise.org).
2.4 Astronomy
In the field of astronomy, the use of sensor arrays is criticalo the analysis of radio radiation from
the universe. As a result, their use is also commonplace. In radio astronomy, the wavelengths under
consideration are hundreds of thousands to millions of times longer than optical wavelengths [18].
As a result the sensor apertures (the size of the radio telescop ) must be larger by the same factor.
To improve angular resolution, the sensors must be larger still. But clearly there are limits to the
size of telescopes, or sensors, that can be built. The solution to this problem was the use of multiple
sensors spread over a larger area — an array of radio telescopes.
Within the field of radio astronomy, the first application of multiple sensors was radio inter-
ferometry. This technique was developed by Martin Ryle of Cavendish Laboratory of Cambrdige
Univeristy following World War II. Another related technique that makes use of the Earth’s ro-
tation is known as aperture synthesis. The most famous radiotelescope array that makes use of
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this technique is the Very Large Array (VLA), shown in Figure2.1, of the National Radio Astron-
omy Observatory[19]. Following the success of the VLA, the need for higher resoluti n led to
the development of Very Large Baseline Interferometry (VLBI)[18]. This prompted the creation
of the Very Long Baseline Array(VLBA), which utilizes 10 fixed25 m antennas stretching from
Hawaii to the U.S. Virgin Islands (see Figure2.2), whose measurements are all time and frequency
synchronized. This array went online in May of 1993, providing extremely high resolution images
of galactic and extra-galactic objects that had previouslyremained unresolved.
Figure 2.1. Picture from the south of the VLA array,showing the Y configuration of the individual sensors.
Image courtesy of National Radio Astronomy Observatory/ Associated Universities, Inc. / National Science
Foundation.
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Figure 2.2.Map with locations of VLBA sensors. Image courtesy of National Radio Astronomy Observatory /
Associated Universities, Inc./ National Science Foundation.
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CHAPTER 3
BROADBAND ACOUSTIC ARRAY SIGNAL PROCESSING
Despite the fact that the previous chapter did not mention acoustic array processing in air,
or microphone array processing as it is known, this has becoman area of very active research
in the past three decades due to concurrent improvements in speech processing methods. Even
historically it had importance. Skolnik [9] states that acoustic array devices were tested in World
War I as a method of detecting incoming enemy aircraft, before the advent of radar. But in recent
times, it has been the desire to acquire clean speech for use in automatic speech recognition, coding
and transmission, and storage and playback that has createda demand for these microphone array
techniques. From this point on, the discussions concerningarray processing will specifically refer
to processing of acoustic signals in air using microphones,unless otherwise noted.
This chapter seeks to establish the fundamental knowledge to understand the concepts pre-
sented in Chapeter4 regarding the different algorithms under consideration.1 The following treat-
ment begins with a presentation of space-time signals, the acoustic wave equation, and the set of
signals which solve this equation. Section3.5 will then layout some basic assumptions concern-
ing the signals, the air media, and the array. Section3.2 will then consider the represenation of
space-time signals in the temporal and spatial frequency domains. Section3.4 then presents a
consideration of continuous apertures, discrete apertures, o arrays, and their relationship to win-
dowing of time domain signals. Finally, this chapter concludes in Section3.3 with the important
topic of filtering of space-time signals.
3.1 Signals in Space and Time
This section gives an overview of propagating space-time signals. The physical and mathematical
origin of these signals is considered. The section also includes some defintions and common terms
that will be used in reference to these signals, and discusses the relationship that exists among
1Notation for the topics in array processing try to follow that used by Johnson and Dudgeon as closely as possible.
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them.
3.1.1 Acoustic Wave Equation
One of the most well-known types of equations, which appearstime after time in the study of the
physical world, and physics in general, is the wave equation. Maxwell’s equations give rise to the
wave equation which governs all electromagnetic radiation. It appears in quantum mechanics as
the Schr̈odinger equation describing the motion of quantum particles [20]. And it appears as the
governing equation to describe the movement of vibrations through various materials. The material
of concern here is the air, and the wave equation relates the temporal and spatial changes in sound
pressure. The comprehensive derivation of the wave equation can be found in Lamb’s classic
Hydrodynamics text [21]. The wave equation for air is given in Eq.3 1 in a slightly simplified
form.
1. p = air pressure variation away from nominal (Newtonsm2 )
2. P0 = nominal air pressure (Newtonsm2 )
3. ρ = density of air (kgm3 )










The variablec is the speed of the sound in air. It varies with temperature and c be approximated
by the formulac = 331.4+ 0.6Tc m/s, whereTc is the temperature in degrees celcius.
One solution to the wave equation is the monochromatic planewave
s(x, y, z, t) = Aej(Ωt−kxx−kyy−kzz)
s(~x, t) = Aej(Ωt−
~k·~x)
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Substituting this form into Eq.3.1 results in a constraint equation that must be satisfied for the










The planes of the plane wave are defined by all points~x such that~k · ~x = C. For some timet = t0,
s(~x, t0) is constant for all~x points on one of these planes. The planes are perpendicular to the vector
~k and move in the direction of~k. This vector~k is known as the wavenumber vector and has units
of radians per meter. We can define a unit vector~ζ = ~k|k| that describes the wave’s direction of
propagation only.
The functions(~x, t) can be expressed as a function of a single variable ass(u) = ejΩu by writing
s(~x, t) as





c. Thens(~x, t) = s(t − ~α · ~x). The vector~α is known as the slowness vector, since
it has units of reciprocal velocity, and is important to the analysis of space-time signals
3.1.2 Generalized Solution
Since the wave equation is a linear equation, new solutions tit can be formed through linear
combinations of known solutions. In Section3.1.1it was shown that monochromatic plane waves
of the form s(t − ~α · ~x) = AejΩ(t−~α·~x) are solutions to the wave equation. This solution can be
extended further by considering a waveforms(u) = 12π
∫ ∞
−∞ S(Ω)e
jΩudΩ with a defined Fourier
TransformS(Ω). We can then consider






as a superposition of monochromatic plane waves, and consequently a solution to the acoustic
wave equation. The functions(u) is essentially arbitrary, only requiring a well-defined Fourier
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transform. Therefore, any propagating plane waves(t − ~α · ~x), with nearly any wave shapes(u), is
a solution of the wave equation.
3.1.3 Definition of Terms and Relationships
As a conclusion to this section, the following definitions are presented for more details on the
relationships that exists between the various temporal andspatial variables.
Propagating plane waves. As described in the previous sections, a propagating plane wav can
be expressed ass(t − ~α · ~x), wheres(u) can be any waveform with a well-defined Fourier
transform. This definition requires that all frequencies ofthe wave travel at the same speed
(see Section3.5) and in the same direction.
Wavenumber Vector. The wavenumber vector is the spatial equivalent of the temporal frequency,
Ω. WhereΩ gives the number of cycles (in radians) per second of a sinusodal wave at a
fixed point in space, the magnitude of the wavenumber,|~k|, tells the number of cycles (in
radians) per meter measured along the wave’s direction of propagation at a fixed point in
time. The componentskx, ky, andkz of the vector express the apparent spatial frequency in
radians along each of the three respective space axes. Over adistance of one wavelength of
a sinusoidal wave, 2π radian cycles occur. This leads to the expression|~k| = Ωc =
2π
λ
Slowness Vector.The slowness vector,~α points in the same direction as~k, which is obvious from
the relationship~α = ~k
Ω
. What is also clear is that the slowness vector removes the depen nce
that~k has on frequency. This becomes useful for the analysis of broad and sources, where all
the frequencies of the wave are traveling in the same direction. The slowness vector is also
used in expressions to determine the time of propagation from one point in space to another.
For example, the expression~α ·~x is the amount of time for a plane wave with slowness vector
~α to propagate from~x to the origin of the coordinate system.
Spatiotemporal Relationships.There are quite a few spatiotemporal relationships that need to
be remembered and understood when dealing with propagatingpla e waves. The most basic
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is |~k| = Ωc . The important thing to note here is that as we increase/decrease the temporal
frequncy of our plane wave, the spatial frequency will follow. The two are linked. The other
fundamental relationship that should be mentioned here is the relationship between speed,
wavelength(spatial measure) and frequency (temporal measur ): c = λΩ/2π.
3.2 Wavenumber-Frequency Space
In the field of signal processing, the Fourier transform is one f the most widely used tools available
to the engineer. It’s popularity is due mainly to the fast algorithms that exist for its computation
in the digital domain [4]. Simplistically speaking, the transform takes the time-domain signal and
projects it onto a new orthonormal basis, whose basis vectors are a set of complex exponentials,
i.e. sines and cosines. Hence the transformed signal can be considered to be a frequency-domain
representation of the time signal.
Most commonly the frequencies of interest are temporal frequencies, but they can also be
spatial frequencies, as they are in the case of image processing applications. Image processing
and video processing are applications which also use multi-dimensional Fourier transforms due
to the fact that the functions are dependent on more than one variable. This situation also exists
in array processing, where our space-time signals are four-dimensional—one time dimension and
three space dimensions. The corresponding frequency variables for these dimensions were seen in
Section3.1.1asΩ, kx, ky, andkz.
3.2.1 Fourier Transform of Spatiotemporal Signals




















In both the tranforms, the vector integral is shorthand notation for a three-dimensional integral
over the components of that vector. It is important to note that e kernel of this multi-dimensional
Fourier Transform is a propagating complex exponential plane wave. The major implication of
this is that the sign on the portion of the transform associated with the spatial variables is opposite
of that which would normally be expected for a forward Fourier transform. This must be kept in
mind when calculating the Fourier transform of a spatiotemporal signal.
Since the spatiotemporal Fourier transform results in a functio of frequency and wavenumber,
the transform is considered to change the representation ofa signal from the space-time domain
to the wavenumber-frequency domain. This representation of signals is useful for analyzing the
content of propagating waves and considering the effects of spatiotemporal filters (see Section3.3).
3.2.2 Support of Propagating Waves in Wavenumber-Frequency Domain
It is useful to understand and visualize the form that signals of interest will take in wavenumber-
frequency space. Consider the familiar complex monochromatic plane wave,s(~x, t) = Aej(Ω0t−~k0·~x),












































The integrals of the last line of of the above equation are known to operate as impulse, or Dirac
delta, functions [22]. Therefore, the product of the integrals in the last line above reduces to a
product of impulse functions,
S(~k,Ω) = Aδ(Ω −Ω0)δ(kx − k0x)δ(ky − k0y)δ(ky − k0y) = Aδ(Ω −Ω0)δ(~k− ~k0)
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where the impulse of the vector is shorthand for the product of the impulse function of the vector’s
individual components. Therefore the monochromatic planewave is represented in wavenumber-
frequency space as a single impulsive point with amplitude A, the amplitude of the wave.
A more general case is the broadband, propagating plane waves(t − ~α · ~x), whose wave
shape is defined by the Fourier transform ofs(u) asS(Ω). Application of the four-dimensional
Fourier transform, utilizing the temporal Fourier transform of s(t − ~α0 · ~x), leads to the following
wavenumber-frequency representation of the propagating plane wave:
S(~k,Ω) = S(Ω)δ(~k−Ω~α0).
This response has support in the wavenumber-frequency domain along the line~k = Ω~α0 with the
amplitude at each point on the line given byS(Ω).
3.3 Filtering of Space-Time Signals
Filtering has always been one of the main goals of signal processing. The engineer seeks to supress,
or filter out, some particular undesired signals, while leaving signals of interest untouched (as
much as is possible). In temporal signal processing, the signals are differentiated by their temporal
frequency content. In spatiotemporal signal processing, the filtering operation can differentiate
signals by both frequency and wavenumber.
The filtering operation in the wavenumber-frequency domainis represented as
Y(~k,Ω) = H(~k,Ω)S(~k,Ω)
where the input space-time signals(~x, t) has the Fourier tarnsformS(~k,Ω). In the space-time






h(~x− ~ξ, t − τ)s(~x, t)d~ξdτ
whereh(~x, t) is the filter’s impulse response, the inverse Fourier Transform of the H(~k,Ω), the
filter’s wavenumber-frequency response. These formulas make the assumption that the filter is
linear and space- and time- invariant. The integrals also indicate that to evaluate the formulas we
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need the filter and signal values for all space and all time, which is impossible. Consequently there
are some practical limitations to spatiotemporal filteringthat make results less than ideal, but these
limitations are well known and have been examined in great del in the framework of temporal
signal processing.
Within the body of this work, there are some additional constrain s that limit the type of filtering
that will be done. All of the sources present will be broadband in nature — most will be speech
recordings. For this reason, the filters will not be designedfor temporal frequency selectivity. This
means that the filters used will be designed to be spatial filters. Given the relationship established
in Section3.1 between the temporal frequency and the magnitude of the wavenumber, the only
true selectivity that can be implemented will be based on thedirection of the wavenumber vector.
Put simply, the filters are directional filters, attempting to enhance the desired signals, propagating
in the desired directions, by filtering out those signals propagating in undesired directions, usually
all other directions. This type of filter is known as a beamfore and the algorithms under test in
this work represent different approaches to beamforming (see Chapter4).
3.3.1 Time-Domain Broadband Beamforming
Beamforming can be carried out in the time-domain or in the frequency-domain. These designa-
tions indicate that the signals measured at the microphoneswill either be processed as they are
received — in the time-domain — or they will undergo a transform to the frequency domain to
perform the spatial filtering. There are advantages and disadvantages to both methods and hence
both are employed in actual systems.
Figure3.1shows the general form of a digital time-domain broadband beamformer. It consists
of a set of steering delays on each sensor channel (z−T1, z−T2, . . . z−T M), which are then followed by
a set of FIR filters for each channel. The output of the filters are then summed to form the final








w j,iyi[n− ( j − 1)− Ti].
The steering delays are used to aim the mainlobe of the beamformer in a particular direction
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(see Section4.1) and the FIR filters can be considered to provide a particularsp tial weighting at
all frequencies of the bandwidth of interest through the filtrs’ frequency response. In contrast a
narrowband beamformer would simply consist of the steeringdelay elements and a single spatial
weighting (i.e. the filters would be replaced by a single weight factor). The weights of the beam-
former,w j,i∀ j ∈ [1, L],∀i ∈ [1,M], can either be fixed or variable. If they are fixed, they are set
according to the known or expected characteristics of the input signals. If they are variable, the
beamformer is known as an adaptive beamformer. The modification of the beamformer weights
is carried out by some analytic formula with the goal of maximiz ng or minimizing some criteria.
The next chapter, Chapter4, presents some adaptive beamformer algorithms that are tested in this
work. The performance of these adaptive algorithms will be compared against the performance of
a very simple fixed beamformer.
Figure 3.1.A general form of a time domain beamformer.
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3.3.2 Frequency-Domain Broadband Beamforming
A general implementation of the digital frequency domain beamformer is shown in Figure3.2. The
first step in this design is that each input data stream is transformed from the time domain to the
frequency domain via the fast Fourier transform (FFT). The last step to get the beamformer output
is to apply the inverse tranform to the processed FFT vector to b ain time samples once again.





k,iYi[k]. The beamformer weights in this case are complex. The steering delays that
were present in Figure3.1have been absorbed into the phase portion of the complex weights.
Figure 3.2.A general form of a frequency domain beamformer.
For adaptive frequency domain beamformers, the adaptationlgorithms are generally applied
to each frequency bin separately. The individual bins are processed as if they were a narrowband
signal, using narrowband formulations. This method of application seems justified given the band-
pass filter interpretation of many orthogonal transforms, including the discrete Fourier transform
(DFT) [23].
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Compton has shown in [24] that FFT processing does not offer any performance enhancements
over simple tapped delay-lines (FIR filters), and if used improperly, will consistently perform
worse in rejecting noise and intereference. But the FFT does off r a potential computational sav-
ings due to the fact that it’s computational requirements grow asO(Nlog2N). It is for these same
reasons that the FFT is often used in calculations of large convolutions sums and other applications
where a frequency domain approach is not required. Despite the fact that extra computation must
be done to perform the transform, once in the frequency domain the required computations can be
much simpler. This same result applies in the case of the adaptive beamforming algorithms that
will be tested in this work.
3.4 Arrays
The previous section presented a first look at how realistic beamforming systems could be imple-
mented in the discrete-time domain, instead of in the contiuus-time domain. Chapter5 presents
more details of the time sampling charactersitics of the actual system. Time sampling, however,
is not the only type of sampling that is taking place in the system. There is also spatial sampling
taking place due to the fact that our sensors consist of an arry of discrete microphones, and not
some type of continuous sensing aperture. Section3.4.1briefly discusses some of the results of
using an array of sensors to receive and process broadband speech signals. Then Section3.4.2
concludes with a discussion of the arrays used in the experiments of this work.
3.4.1 Array Concepts
The following subsections details some important conceptsof using arrays of sensors to capture
and process spatiotemporal signals. Where necessary, examples of simple one-dimensional arrays
will be used to illustrate the points under discussion.
3.4.1.1 Arrays as Sampling of Space
The use of discrete arrays of a finite number of sensors leads to two effects that must be addressed.
The first is aliasing and the second is windowing. Anyone famili r with DSP knows how aliasing
can effect a temporal signal processing algorithm by causing high frequency signal components to
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appear as lower frequency signal components at the output ofthe DAC. In spatial aliasing, high
wavenumber components can do the same if the array is not designed correctly.
Things can be more complicated with spatial sampling than they usually are with temporal
sampling due to irregular spacing of the sensors. In temporal sampling the samples are taken at
regular intervals, everyTs seconds, known as the sampling period. The sampling rateFs is equal to
1/Ts, orΩs = 2π/Ts, and Nyquist’s sampling theorem states that there should beno signal energy
at frequencies aboveFs/2 if one wants to avoid aliasing. But with the sensor arrays, any particular
geometry could be created. The VLA shown in Figure2.1 is a good example of irregular spacing
and an irregular geometry.
The arrays used in this work, however, will be regular arrays, meaning that along any one axis
the spacing between adjacent sensors will be constant. The sampling period along the x-axis will
be labeleddx (measured in meters) and so forth for the other spatial dimensions. Just like time-
domain sampling, sampling in the spatial domain causes the periodic replication of the Fourier
transform.
Consider a simple continuous space-time signal in one spatial dimension, x,sc(x, t). The





− j(Ωt−kxx)dtdx. Sampling along the x
direction everydx meters and in time everyTs seconds is can be written ass[m,n] = sc(mdx,nTs).





































ω = ΩTs, k̆x = kxdx
It consists of a sum of scaled replicas of the continuous Fourier tranform placed every 2π/dx
along thekx axis and every 2π/Ts along theΩ axis. The variablesω andk̆ are frequency variables
normalized by the appropriate sampling frequency. Often ththe above Fourier transform is written
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so that the spatial variable used is the non-normalizedk while the temporal variable used is the




















In this form the Fourier transform is periodic in wavenumberwith period 2π/dx and periodic in
frequency with period 2π.
As a function of these variables, the discrete-spatiotemporal Fourier transform is periodic in
2π along both axis. This example with one spatial dimension cane sily be extended to three
spatial dimensions, each of which can use it’s own distinct regular sampling period. There are also
formulations for sampling on a non-rectangular sampling grid ([7]), but they will not come into
play in this work.
3.4.1.2 Spatial aliasing and undersampling
Since the continuous Fourier Transform is replicated every2π/dx as part of the discrete-spatiotemporal
Fourier transform, to avoid any overlap of the replicas — to av id aliasing — it is required that the
signal have no signal energy for|k| > π/dx. Similarly to avoid temporal aliasing the signal should
be bandlimited toΩ ≤ π/Ts, or f ≤ fs/2. Recalling that|~k| = Ωc andc = λΩ/2π, the spatial Nyquist
criteria can be written asdx < λ2. Interpreted this means that an array must haveat l asttwo sensors
per wavelength of the expected input waveform in order to avoid aliasing. One can immediately
see that this has implictions for broadband array processing, where a large range of frequencies
may be present at the input of our sensors. Once the spacing ofour sensors has been determined
and fixed to some valued, the array becomes “optimized” for a particular temporal frequency, or
critical frequency, with wavelength equal to 2d. At this frequency there will be no undersampling
nor aliasing. Signals with higher temporal frequency could, depending on their angle of arrival,
generate wavenumber values greater thanπ/d and be aliased as lower frequencies. These signals
would be considered to be undersampled.
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3.4.1.3 Windowing and the Array Smoothing Function
Another important effect of using an array of sensors is caused by the fact that the number of sen-
sors is finite. The sensors only sample a small part of space where t ey exist. But the derivations
above assume that we have peridiocally sampled overall space andall time. Theoretically we
could simply wait forever to receive all time samples, but itis impossible to have sensors every-
where in space. The sensors can only provide a small window onto the spatial waveform. The
effects of this are the same seen when analyzing a time signal using a l mited number of samples.
This windowing operation in the time domain causes the DFT ofthe time signal to be smoothed,
or spread, by convolution with the DFT of the windowing function. An identical result applies for
spatial arrays that automatically window the spatiotemporal signal.
Consider a one dimensional array consisting of M sensors, where M is odd, spaced along the x-
axis. The array is centered at x=0, with a sensor located there, with (M-1)/2 sensors to the left and
right of the center. The sensors are spaceddx meters apart, so the m-th sensor is located atx = mdx,
wherem ranges from -(M-1)/2 to (M-1)/2. This array samples and windows the spatial waveform
s(x, t). We also assume that the signals detected at the sensors,ym(t) = s(md, t) are simultaneously
sampled at a rate ofTs to gives[m,n] = ym[n] = ym(nTs). Associated with each sensor is a weight,
wm, that multiplies the input signalsym[n] to give the final observed discrete-spatiotemporal signal,
z[m,n] = wmym[n] = wms[m,n] = wms(mdx,nTs). What is the discrete-spatiotemporal Fourier
transformZ(kx, ω)? Properties of the Fourier transform indicate that it is a convolution between

















































jkxmd. The functionW(kx) is known as the aperture smoothing function due to
the fact that it defines the smoothing or spreading caused by the array used to spatially sample the
acoustic field. Again, this result can be extended to the caseof more than one spatial dimension and
in the case of regular rectangular sampling along all the spatial dimensions, the aperture smoothing
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functionW(~k) will be separable such thatW(~k) =Wx(kx)Wy(ky)Wz(kz).
As an example, consider a one-dimensional array ofM = 9 sensors as shown in Figure3.3.
The aperture smoothing function for this array is plotted inFigure3.4. The aperture smoothing

















Figure 3.3.An example array showing two sources.
Suppose that the array is placed in an environment where therar two complex exponential
propagating wave sources, both of frequencyΩ0 such thatdx = λ0/2. The first wave, of amplitude
1, is traveling at an angleθ1 = 30◦ measured from the normal to the line of the array. The other,
of amplitude 2, is arriving at an angle ofθ2 = −45◦. Thenkx1 = −|k|sin(θ1) = −Ω0c sin(θ1) =
−2π
λ0
sinθ1 = − πdx sin(30







. Based on this
description, it is clear thatS(kx,Ω) = δ(kx − kx1)δ(Ω − Ω0) + 2δ(kx − kx2)δ(Ω − Ω0). FixingΩ at


































Figure 3.4.The aperture smoothing function associated with the example array of Figure 3.3.
Figure3.5. The interesting thing to note is that peaks of the response don’t actually correspond to
the correct input wavenumbers due to the eff ct of the sidelobes and wide mainlobes of the aperture
smoothing functionW(kx). To reduce the sidelobes of the aperture smoothing functio, a different
set of weightswm should be used. Figure3.7shows the result of the spatial Fourier transform using
a Dolph-Chebychev window.
A few comments should be made about these results and the aperture smoothing function. The
aperture smoothing function plays the key role in the ability of the system to resolve signals closely
spaced in wavenumber and at the same frequency. The width of the mainlobe of the smoothing
function is dependent on the total physical aperture of the array (i.e. from one end to the other),
which, for a given spacing, is in turn dependent on the numberof sensors. But the width of
the mainlobe is also dependent on the weighting function. Generally the weighting function is
selected to reduce sidelobes, thereby reducing the effects of “energy leakage” far away from the








































Figure 3.5.The resulting spatial frquency response from the example array for two sources.
of the wavenumber content. This is the same set of tradeoffs that occur with using windows in
time-domain Fourier processing.
3.4.1.4 Oversampling and Visible/Invisible Regions
Spatial undersampling was seen to cause aliasing in wavenumber space, where higher wavenumber
signals would appear as if they were signals of lower wavenumber. This could mean two signals
of the same frequency appear to be moving in the same direction, when in fact they aren’t. It
could also mean that two signals of different frequencies with the same direction of propagation
appear to have different directions of propagation but the same frequency. Or it could mean some
combination of the two. Aliasing can easily confuse the engineer.
Another effect arises when we consider oversampling, where the spacingdx is less thanλ0/2.
As seen above, the wavenumber spectrum repeats every 2π/dx rad/m. Therefore, no matter what
the temporal frequency, the wavenumber spectrum is defined ad can be considered over the range
−π/dx ≤ kx ≤ π/dx. For a given frequnecyΩ0, and knowing thatkx = |k|sin(θ) and |k| = 2π/λ0,

































Figure 3.6.The aperture smoothing function for the nine element lineararray using Dolph-Chebychev window
weighting.
outside of this range do not correspond to any realizable, physical propagating wave signal. When
dx < λ0/2, thenπ/dx > 2π/λ0, meaning there is a range ofkx, 2π/λ0 < |kx| < π/dx, where the
wavenumber spectrum may be calculated but does not correspond to any real propagating wave.
This region is known as the invisible region and, as expected, the complementary region where
the wavenumber spectrum does correspond to physically realizable signals is known as the visible
region.
Figure3.8shows how the the visible/invisible partitioning looks in the the wavenumber-frequency
plane. The figure shows the aperture smoothing function for uniform linear array and clearly delin-
eates where the visible and invisible regions are. Part (a) of Figure3.8also shows in what regions
spatial undersampling and spatial oversampling occur.
Another representation that is helpful in visualizing the effect of array geometry for differ-



































Figure 3.7.The resulting spatial frequency from the example array for two sources using the Dolph-Chebychev
windowing.
independent variables, in place of the wavenumber. Figure3.9shows how this plot looks. This rep-
resenation is useful for considering our spatial beamformers as directional filters since the spatial
variable in this plot isθ, the direction of arrival angle relative to the normal to thearray. From this
representation it is easy to see that the separation of very low frequency signals based on direction
of arrival will be impossible as the smoothing function for these signals is almost flat across all
directions,θ. Also visible are the effects of aliasing at the higher frequencies, as the repeated main-
lobes reappear in the visible region. The last important thing to note is that relationship between









3.4.2 Arrays Used for These Experiments
3.5 Acoustic Assumptions and Approximations for These Experiments
To conclude this chapter, various assumptions that are madeduring the course of this research
are listed and explained. Many of these assumptions fundament lly affect the approach taken for
these experiments and the formation of the algorithms used for testing. Failure of some of these
assumptions to hold could have severe consequences for the performance of the algorithms and
the system as a whole. Any further assumptions will be made within the body of this text as
appropriate. Likewise, any deviation from these given assumptions will be noted within the text.
3.5.1 Far-field assumption
One key assumption made for this work is that all waves are plane waves. Equivalently we assume
that the sources input to the array are far-field, that the maxi um spatial extent of the array is
much smaller than the distance from the array phase center tothe sources. This definition assumes
that all signals start out as point sources whose wavefrontsare pherical in shape. The sources can
be considered far-field if, upon arrival at the array, the wavefronts appear planar across the array
aperture.
This assumption is fairly common in many array processing applications, partly because it is a
valid assumption in many circumstances and partly because it gr atly simplifies the mathematics of
array processing. If the far-field assumption fails to hold then the results of the array processing will
suffer as steering vectors (which describe the time or phase shifts associated with the propagating
wave) will be incorrect. Steering vectors can be created under a near-field assumption as well, but
when to switch from one assumption to another is not always clear. This decision will ultimately
depend on how much error the system designer is willing to live with, the array size, and the source
types and distances.
3.5.2 Wave Propogation Assumptions
Several other assumptions regarding the propagation of signal are also made for this analysis. It
is assumed that the propagating waves do not suffer from any dispersive effects—the relationship
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|~k| = Ωc holds for all frequencies of interest. In other words all signal frequencies must travel at the
same speed.
Another assumption made in the analysis is that the air medium is homogeneous. This assump-
tion is associated with the above assumption, but also requir s that there is no refraction or bending
of the sound waves.
The speed of sound is assumed to be constant over the entire wavefield and propagating paths.
This too is associated with the homogeneous medium assumption. For calculations in this docu-
ment, the speed of sound will be set at 345 m/s.
The last wave propagation assumption requires that there isno signal attenuation over the array
aperture. This assumption is actually part of the far-field assumption. It will never truly hold as all
waves lose energy as they propagate in air, spread from theirpoint of origin and the wave energy
is spread over a larger wavefront. But this assumption is madean is valid if the far-field condition
holds.
3.5.3 Uniform Sensor Response
Another important assumption made concerns the wavenumber-frequency repsonse of the individ-
ual sensors. First it is assumed that all the sensors have an identical response. This implies that
all microphones have identical directional response as well as identical response to different fre-
quencies (same gain, same cutoff frequencies, etc.). This, too, will never be true in practice. If the
microphones are directional in nature, their responses will never exactly match. Gains and phase
will vary from microphone to microphone and cutoff frequencies will be different.
Many of these factors can be mitigated by calibrating the mics and the weights used in the
arrays. In adaptive arrays this calibration essentially takes place as part of the adaptive process.
For the arrays discussed in this document, all microphones are assumed to have an omnidirectional
respone and unit gain over all frequencies of interest.
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3.5.4 Statistical Assumptions of Input Signals
In the discussion that follow in the next chapter, statistacal properties of the input signals will be
seen to be important. For the analysis that is presented, allinput wavefields will be assumed to
be uncorrelated random processes. We will also assume the constant presence of some broadband
white noise. This noise would typically be representative of the thermal noise that exists within











































































Figure 3.8.(a) The magnitude of the aperture smoothing function as a function of frequency and wavenumber,
showing the visible region growing wider in wavenumber as frequency increases. (b) A contour plot showing

































































Figure 3.9. (a) The magnitude of the aperture smoothing function as a function of frequency and direction of
arrival, showing only the visible region. (b) A contour plot showing of (a).
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CHAPTER 4
COMPARISON OF BEAMFORMING ALGORITHMS
As indicated in Section3.3, the concern of the present work is to evaluate various beamforming
algorithms for their ability to enhance a desired speech source in the presence of noise and inter-
ference. This chapter presents the details of each algorithm and its implementation in this system.
The code for each algorithm can be found in Appendix??. Table4.1 gives an overview of the
beamforming algorithms that are considered in this project.
Table 4.1.Algorithms Under Test.
Algorithm Adaptive Update Method
Conventional/Fixed Beamformer No Not Applicable
MVDR Yes Block update of weights
Generalized Sidelobe Canceller Yes Block update of weights
Frost Beamformer Yes Dynamic update of weights
Griffiths-Jim Beamformer Yes Dynamic update of weights
In order to support the presentation of the adaptive algorithms, a general discussion of the
Linearly-Constrained Minimum Variance beamformer will be pr sented in Section4.2. In addition,
a quick overview of the general LMS algorithm and the linearly-constrained LMS algorithm will
be given in Section4.3.
4.1 Conventional Beamforming
The delay-and-sum beamformer is the oldest and simplest type of beamformer. It is a data-
independent beamformer and its response remains fixed at alltimes. The general formula for





wiyi(t − ∆i) (4.1)
whereyi(t) represents the output of thei th sensor and∆i is the time delay applied to this output. This
type of beamformer was mentioned previously in the discussion of phased-array antennas for radar
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and communications. Those antennas use analog components to adjust the phases (equivalent to a
time delay for narrowband signals) so that the wavefronts ofall of the individual antenna signals
line up and can be summed coherently. Precise control of the phase shifts allows the arrays to be
steered by compensating for the different phase shifts produced by different directions-of-arrival
(DOAs) (i.e. each DOA has it’s own set of corresponding phaseshifts/time delays).
This same principle can be used for microphone arrays measuring over the relevant frequencies
of speech. For our tests, the frequencies of interest range from DC to 8 kHz. As per Shannon’s
sampling theorem [25], the experiment’s will be run at a sampling rate of 16 kHz (see Chapter5
for more details). These broadband signals can be treated wih phase shifts in the frequency do-
main. This would require a transform of the input data, a different complex multiplication of each
frequency bin for each channel, a summing operation for eachbin, and then an inverse transform.
Clearly it would be easier to keep the signals in the time domain, delay them appropriately, and
then sum them up.
The following sections will present further details of the algorithm. This will include it’s
expected response and gain for the case of multiple broadband inputs from different directions,
in the presence of noise. Certain limitations of this algorithm will also be addressed.
4.1.1 Theoretical Analysis
Much of this section follows the analysis presented in Chapter 4 of Johnson and Dudgeon [7].
Assume that some far-field source generates a plane waves(t) that propagates through the air in
the direction~ζ0 and reaches an array ofM microphones. The wavefield is expressed as




is the slowness vector encountered in Chapter3. The array of microphones samples
the acoustic field at the points~xm,∀m ∈ [1,M]. The output of themth microphone can then be
written as
ym(t) = f (~xm, t) = s(t − ~α0 · ~xm). (4.2)
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wi s(t − ~α0 · ~xi − ∆i).
The array can be steered by selecting the appropriate delay to apply to each sensor for an assumed
direction of propagation,~ζ. The appropriate delay is the one which cancels the delay induced
by the position of the microphone in the array relative to theassumed DOA of the source, i.e.
∆i = −~ζ ·
~xi
c





wi s(t + (~α − ~α0) · ~xi) (4.3)
If the assumed propagation direction—the “look” direction—~ζ, is equal to the actual direction




wi, which is the original
signal generated by the far-field source multiplied by a scalar.
When other signals propagating from different directions are present in the environment as
well, the look direction of the array does not correspond to their propagation direction. So the
beamformer output will consist of the desired signal, as shown above, and filtered versions of the
other far-field sources. Consider a monochromatic plane wavepropagating with slowness vector
~α1 and temporal frequencyΩ1,
f (~x, t) = s(t − ~α1 · ~x)
= ejΩ1(t−~α1·~x).







= W(Ω1(~α − ~α1))ejΩ1t
whereW() is the aperture smoothing function seen in Section3.4. In this context it is known as
the array pattern, and it determines the amplitude and phaseof plane waves of a certain frequency
arriving from a certain direction. Clearly, it is desirable to have the array pattern be small for
signals arriving from a direction other than the look direction. Ideally, the array pattern would be
an impulse function.
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S(Ω)W(Ω(~α − ~α0))ejΩtdΩ. (4.5)
Again, if the assumed propagation direction,~ζ, is equal to the actual direction of propagation,~ζ0,




wi, which is the original signal
generated by the far-field source multiplied by a scalar. Whent y don’t match, Equation.4.5
shows that the different frequencies of the plane wave are weighted distinctlythrough the factor
W(Ω(~α − ~α0)).
4.1.2 Expected Performance and Gains
Two quantities of interest in the analysis of any beamformerar the signal-to-noise ratio gain
(SNRG) and the signal-to-interference ratio gain(SIRG). TheSNRG represents the improvement
in SNR at the output of the beamformer compared to the output of a single microphone. The
SNRG assumes that the noise and signal are uncorrelated and tht the noise is stationary and
spatially uncorrelated. The noise may be some kind of background radiation or thermal noise in
the electronics. The SNRG is dependent on the number of microphones in the system and their









Table4.2gives actual numbers for the SNRG of an array for various weightin schemes.
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The SIRG reflects the ability of the beamformer to suppress plane waves arriving at the array
from any non-desired direction compared to a single microphone. This value is related to the shape
of the array pattern, which varies across the frequency range of interest (see Fig.3.9). In addition
the value of the array pattern varies with DOA. Because of thisvariation, it is simplest to define
the SIRG as the ratio (in dB) between the mainlobe peak and the larg st sidelobe peak. Like the
SNRG, the SIRG will depend on the weighting applied to the sensors. A non-uniform weighting
can increase the SIRG, but at the cost of lower SNRG and also a wider mainlobe beamwidth (i.e.
poorer directional resolution). Table4.3gives actual numbers for the SIRG for various weightings
and for various number of sensors for a linear equispaced array t its critical frequency.
Table 4.3.SIRG for various weightings and number of sensors (data valid at critical frequency only).
Number of Sensors Weighting 3-dB Mainlobe Beamwidth SIRG
4 Uniform 26.3◦ 11.3 dB
4 Hanning 60.0◦ No Sidelobes
4 Hamming 56.8◦ No Sidelobes
4 Dolph-Chebychev 35.0◦ 100 dB
4 Gaussian 40.0◦ No Sidelobes
8 Uniform 12.8◦ 12.8 dB
8 Hanning 23.8◦ 32.4 dB
8 Hamming 20.4◦ 33.6 dB
8 Dolph-Chebychev 22.2◦ 100 dB
8 Gaussian 19.7◦ 41.5 dB
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4.1.3 Limitations
The caption of Table4.3 states that the values given (particularly the beamwidths)are only valid
at the critical frequencies,Ω = πcd . This presents the biggest limitation to the conventional fixed
beamformer when dealing with broadband frequencies. Much of t e input energy may not be
around the critical frequency of the array. Again referringto Fig. 3.9, we see that at frequencies
above the critical frequency aliasing can occur (though this doesn’t usually affect things too gravely
until the input frequency is approximately twice the designfrequency). At frequencies below the
critical frequency the visible region does not span the entir possible wavenumber space, causing
the mainlobe to appear wider and wider until the response becom s essentially flat. For the appli-
cation under consideration the frequencies of interest range from DC up to 8 kHz, therefore the
array dimensions are specified to match the midpoint of this range at 4 kHz. Figure4.1 shows
some example conventional beamformer responses using eight s nsors with different weightings.
In all of these figures the beamformer is steered toward the broadside of the array.
Looking at Figure4.1, it is easy to see some of the trade offs in the different weighting func-
tions. The Chebychev window provides very high levels of SIRG but at the expense of a larger
mainlobe. The uniform weighting provides the narrowest mainlobe, but has very low SIRG due to
the high sidelobes. All cases show the significant inabilityto resolve any low frequency sounds.
The aliasing at the highest frequencies, shown by the large sidelobes at+90 and -90 degrees, are
also visible in each of the figures as well.
Another limitation that becomes obvious when one considersactual details of implementation
is that time delaying the microphone signals arbitrary amounts is not possible in a discrete-time sys-
tem, as the resultant delays will have fractional sample period components. An article by Laakso
et. al. ([26]) deals with this topic, pointing out that arbitrary fractional delay filters are non-causal
and infinite in length, being delayed sinc functions.
One solution to this problem would be to restrict possible delays to integer multiples of the
sampling period of the system. This limits the possible lookdirections of our beamformer to a








































































































Figure 4.1.Response curves over frequencies of interest for a two microphone array with inter-element spacing
of 4.3 cm and (a) uniform weighting, (b) Dolph-Chebychev weighting, and (c) Gaussian weighting.
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signals to a higher sampling rate and correspondingly lowersampling period. There will always be
some error approximating time delays with this method as we can’t upsample an infinite amount.
In addition, the upsampling process incurs the overhead of lowpass filters which become more and
more difficult to implement the higher one must upsample.
Laakso et. al. provide an elegant solution that uses maximally fl t group delay all pass filters,
which are based on all-pole low-pass filters proposed by Thiran in 1971 ([27]). A tenth-order
all-pass filter based on this method has an essentially flat phase delay over the normalized digital
frequency range of 0 to 0.5. This means all that is required toimplement the fractional delay is
a factor-of-two upsampler, a linear-phase low-pass interpolation filter, a recursive all-pass filter
based on Thiran’s filter, and a downsampling operation to return to the original sample rate. This
is the approach taken in this work.
4.2 Linearly Constrained Minimum Variance Beamformer
As a response to the poor performance of the conventional beamformer, which has a fixed re-
sponse regardless of input, engineers have developed adaptive techniques to handle the problem
of interfering signals. Most of these methods have their origin in solutions to linearly constrained
optimization problems. The algorithms discussed here derive specifically from the linearly con-
strained minimum variance formulation (LCMV) which will be discussed in detail in this section.
4.2.1 Solution to LCMV
The LCMV solution minimizes the beamformer output energy subject to a set of constraints on the
weight vector. As mentioned in Section3.3.2, the application of an adaptive beamformer is often
applied after a subbanding operation to each subband individually. The presentation here will
follow this example, though a time-domain approach using FIR filters like those shown in Fig.3.1
exists (that approach still requires appropriate time-shifting of the inputs to steer the array).
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The general problem statement for the LCMV beamformer is
min
~w
E[|~wH~y|2] subject to C~w = ~c
min
~w
~wHE[~y~yH]~w subject to C~w = ~c (4.7)
The solution to this constrained minimization can be found through the use of Lagrange multipliers





~c whereR = E[~y~yH]
The first thing to note is the solution’s dependence on the spatial (or spatiotemporal if in the
time domain) correlation matrix. Clearly the optimal solution will vary with the statistics of the
input data. This is the origin of it’s adaptive nature. To actu lly find the solution in a real system
a running estimate of the correlation matrixR must be kept. This estimated matrix is inverted and
used to determine the optimal weight vector. Finally the weight vector is applied to the microphone
outputs to get the beamformer outputz= ~wHopt~y. Such a block adaptive method is only appropriate
for use in digital systems where input data can be stored and use in generatingR. There are other
sample-by-sample or continuous update methods that we willexamine, which can have analog
equivalents. In this work, however, they shall be considereonly as digital implementations.
4.2.2 Alternate Perspective
It turns out that the LCMV problem can always be separated intoa data-independent, or non-
adaptive, and a data-dependent, or adaptive, component. This decomposition is shown in Fig-
ure4.2. The optimal weight vector~wopt can be separated into two orthogonal components,~wc and
~wa. The component~wc is formed as the projection of the optimal weights onto the constraints. The
projection matrix associated with the constraint transformation matrix,C, is Pc = CH(CCH)−1C.
Application of this projection matrix to~wopt gives ~wc = Pc~wopt = CH(CCH)−1~c. This vector is
independent of the data and represents the non-adaptive part of the solution to the LCMV prob-
lem. Often this vector represents a simple conventional beamformer. The other component,~wa
represents the adaptive part (which implies data dependent) of the solution to the LCMV problem.
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This separation gives rise to the sidelobe canceller concept and is also crucial in implementing the









Figure 4.2.The LCMV beamformer decomposed into an adaptive part and a non-adaptive part.
4.2.3 Simulation results
This section shows some results for the LCMV algorithm where asingle constraint — unit response
for any source whose direction of arrival is perpendicular to the array — is in effect (see the
discussion of MVDR in Section4.4.1). The plots show the beampattern response of the systems as
they would be after they had adapted (i.e. the optimal beampattern for the given inputs is shown).
The plots don’t reflect any real implementation, but rather reflect the beampattern response derived
from the optimal weights at each frequency of interest. For all plots the SNR is 30dB. All signals
are assumed to have unit energy and therefore the beamformerattempts to equally suppress all of
them. The plots given show results for two, three, four and eight microphones, for one, two, three,
and four interfering sources. The inter-microphone spacing is 4.31 cm, the distance for the critical
frequency of 4 kHz (see Section3.4.2).
Figures4.3 through4.6 show the progression of increasing the number of interfering sources
on two, three, four, and eight element arrays. The two element array has a total aperture of 4.31 cm,
while the largest eight element array has a total aperture of30.1 cm (seven times 4.31 cm). Ex-












































































8 Mics, Aperture = 30.19 cm, 1 Interfering source (at 30.0)
Freq. (Hz)
(c) (d)
Figure 4.3.Simulated LCMV beamformer responses for one interfering source and array of (a) 2 microphones,













































































8 Mics, Aperture = 30.19 cm, 2 Interfering sources(at 30.0, −45.0)
Freq. (Hz)
(c) (d)
Figure 4.4.Simulated LCMV beamformer responses for two interfering source and array of (a) 2 microphones,













































































8 Mics, Aperture = 30.19 cm, 3 Interfering sources(at 30.0, −45.0, −15.0)
Freq. (Hz)
(c) (d)
Figure 4.5. Simulated LCMV beamformer responses for three interfering source and array of (a) 2 micro-
















































































8 Mics, Aperture = 30.19 cm, 4 Interfering sources(at 30.0, −45.0, −15.0, 88.5)
Freq. (Hz)
(c) (d)
Figure 4.6.Simulated LCMV beamformer responses for four interfering source and array of (a) 2 microphones,
(b) 3 microphones, (c) 4 microphones, (d) 8 microphones, allwith inter-microphone spacing of 4.31cm.
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poor performance when the number of interfering sources exceeds one. For each simulated ar-
ray, performance is good until the sum of the number of constraints and the number of interfering
sources exceeds the number of microphones in the array. See Section4.2.4for more details on
this.
The simulations also reveal that low-frequency performance improves as the number of micro-
phones increases. This is due to the increase in the total aperture of the array (i.e. it’s total length),
not specifically that we are dealing with more samples. Just like in temporal filtering, widening our
window reduces the width of the mainlobe. This reduced widthof the mainlobe, which is visible
in the plots, means that the spreading of the mainlobe in the DOA dimension that occurs at the low
frequencies is held off until lower frequencies. These simulations confirm the intuitive notion that,
given a fixed spatial sampling rate, more microphones will always provide better signal processing
capability. Note that the low frequency cut-off f the plots in Figures4.3through4.6 is 250 Hz.
4.2.4 Limitations
One main limitation on the LCMV algorithm that needs to be understood is that the total number
of constraints and sources we wish to be able to cancel must beless thanM, whereM is the
number of microphones in the system. If there areN constraints on the system, whereN < M,
then the projection matrixPC associated with the constraints (see Section4.2) will project the
optimal weight vector into a subspace ofN dimensions, where the vector~wc lies. The remaining
M − N dimensions, where~wa is found, represent the degrees of freedom to adapt to incoming
interfering signals. If the number of interfering sources bcomes greater thanM − N then, as the
plots in Section4.2.3show, the results can become unpredictable. A few of the interferers may
be cancelled or possibly none of them will. If the number of constraints equals the number of
microphones, then the beamformer will become a fixed beamformer with ~wopt = mathb fC−1~c.
Other limitations of the system result due to the errors thatinvariably will be present in our
knowledge of the desired direction or of the sensor positions. If the actual desired signal is slightly
off where we have set the beamformer to look, then that signal won’t meet the MVDR constraint,
and hence the system will try to suppress it. To help cope withthese errors, robust methods have
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been developed that add additional constraints to the problem statement ( [28],[29], and [30]).
These constraints can take the form of forcing derivatives of the response in our desired direction
to be zero, causing a flattening of the mainlobe. Additional point amplitude constraints can also
be added, either to force a constant null for a specific DOA or to add more distortionless response
constraints around the desired direction. These additional constraints can help to account for errors
in our knowledge of the DOA of the actual desired source or theexact sensor locations. As per the
discussion above, however, the additional constraints will reduce the number of interfering sources
that the array can handle.
4.3 Review of Least-Mean-Square algorithms
This section provides a quick overview of the least-mean-square (LMS) algorithm that is used in
the construction of the dynamically adaptive beamforming algorithms used in this work. Since one
of these algorithms uses the standard (unconstrained) LMS while the other uses the constrained
LMS, each will be discussed in turn.
4.3.1 Traditional LMS
The traditional LMS filtering algorithm is an approximationto using gradient descent to find the
the optimal filter coefficients by finding the minimum mean square error (MMSE) between th
filter output and some desired output. It is an iterative procedure where given the mean-squared
error (MSE) and the current filter coefficients at indexl, the coefficients can be updated according
to the gradient of the MSE (taken with respect to the filter coeffici nts). These updated coefficients
are the current filter coefficients at indexl + 1.
~w(l + 1) = ~w(l) − µ∇~w∗E[|e(l)|2], µ > 0
The MSE needs to be written in terms of the vector of coeffici nts,~w, so that the gradient can
be computed. Suppose we know the desired output of our systemto be the signald. The total
system output is the signalz= ~wH~y. Then the error signal ise(l) = d(l) − z(l) = d(l) − ~wH(l)~y(l).
The MSE is a real function of the complex vector,~w. The gradient of such a function with
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. The partial derivative
∂z(l)
∂wi
is simply thei-th element of the vector~y(l),








In time-domain filtering operations, the termyi(l) would be the original signal delayed byi
samples. In this work, where the filtering is spatial, this term is the output of thei-th microphone.
Putting things back into vector form, the original gradientdescent equation becomes









could be be estimated by any number of methods. The simplest,a beit coars-
est, method is to replace the expectation by the instantaneous pr duct of the coefficient vector and
the estimation error. This stochastic approximation yields a greatly simplified adaptation equation
while providing relatively good results.
The termµ has some bounds on it that must be enforced to guarantee converge c . The term
should be made larger to increase convergence speed and mades ll r to reduce the variance of
the converged coefficients’ values around their optimal values. There are many vriations on this
standard LMS formulation method to deal with issues of convergence speed, choice ofµ, and the
variance of the final error.
4.3.2 Constrained LMS
The constrained LMS algorithm is derived in a similar mannerto the standard LMS algorithm, but
now with the enforcing constraint,C~w = ~c, in place. As in the case of the optimal solution to the
51
LCMV problem, the use of a Lagrange multiplier is key. The error surface on which we travel in
the gradient descent approach is no longer the MSE alone, butthe Lagrangian itself.
J(~w, ~λ) = E [e(l)e∗(l)] + ~λH(C~w− ~c) + ~λt(C∗~w∗ − ~c∗) (4.12)
The Lagrangian is slightly different than one might expect due to addition of the extra term.
This term is simply the conjugate of the normal Lagrange multiplier term and is added to force the
Lagrangian to be real-valued. This allows us to use the same co plex vector gradient definition
seen in4.3.1. The derivation begins with the gradient descent form of theupdate equation.
~w(l + 1) = ~w(l) − µ∇~wJ(~w, ~λ), µ > 0 (4.13)
The complex vector gradient of Equation4.12can be calculated, based partly on the results
from Section4.3.1, to be





Plugging Equation4.14into Equation4.13results in




− µCH~λ, µ > 0 (4.15)
The Lagrange multiplier needs to be calculated and this can be done by using the knowledge
that the coefficient vector at indexl and indexl + 1 satisfies the constraintC~w = ~c. Multiplying
both sides of the equation byC we get



















Plugging~λ back into the intermediate update equation, Equation4.15, yields the final form of the
update equation.













where the matrixI − CH(CCH)−1C can be precomputed based on the constraints and is labeled
Pa. As in the standard LMS case the expectation operation is simply replaced by the instantaneous
producte∗(l)~y(l) to make the adaptive filter. The final adaptive filter update equation is
~w(l + 1) = ~w(l) + 2µPae∗(l)~y(l) (4.17)
One interesting manipulation of this equation leads us to the conclusion that the constrained
LMS update equation, like the LCMV problem in Section4.2.2, can be split into two parts. Adding
the termCH(CCH)−1~c − CH(CCH)−1~c to the left hand side of Equation4.17and noting that~c =
C~w(l), we can write the update equation as











The term ~wc is a set of fixed filter coefficients and is therefore data-independent. The remaining
term is the adaptive, data-dependent portion of the adaptive filter.
Another interesting perspective can be reached by returning Pa back to it’s original formI −
CH(CCH)−1C and treating the term~w(l)+2µe∗(l)~y(l) as the first step in the update process, denoting
it asw+(l). Then Equation4.18can be written as a two-step update [23].
Step 1 : w+(l) = ~w(l) + 2µe∗(l)~y(l)






The first step, which is the standard LMS update equation, canbe seen as an update to descend
along the error surface. The second step can be seen as a correction to the estimated update from
step one to enforce the defined constraint. This correction is as small as possible since the second
term is a projection of the negative of the update applied in step one onto the constraint subspace.
4.4 Constrained Adaptation
This section covers the two constrained adaptation methodslisted in Table4.1. These two methods
are the block-adaptive minimum-variance distortionless response (MVDR) beamformer and the
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sample-by-sample adaptive Frost beamformer. These two appr ches are covered in the following
subsections.
4.4.1 Minimum Variance Distortionless Response
The biggest question to answer concerning the LCMV problem should be how to determine what
constraints to place on the solution viaC and~c. The most common and simplest constraint is to
require unity gain, or distortionless response, in a particular direction. It is a single point constraint
with C as a 1-by-M matrix (shown as~eH below) and~c = 1. The formal statement for this problem
is given below in Equation4.20.
min
~w
E[|~wH~y|2] subject to ~eH~w = 1
min
~w
E[~wHR~w] subject to ~eH~w = 1 (4.20)
where~e is a complex steering vector associated with the desired listening direction andR = E[~y~yH]
is the autocorrelation of the matrix . The optimal solution tthis problem is a version of the more





Essentially this algorithm, having been designed to minimize the energy of the entire sys-
tem while keeping any signals arriving from the listening direction intact, will place nulls in the
wavenumber (or DOA) spectrum where interfering sources originate. Intuitively, this is the sound
thing to do in order to minimize the output energy of the system.
To use Equation4.21to make the MVDR beamformer adaptive, the autocorrelation matrix R
must be known. The optimal beamformer weights are dependenton the data only through this
quantity. In a real environment, the statistics of the data are always changing. This meansR is
always changing, and the optimal weights of the beamformer ar constantly shifting. While it
would be convenient to have the actual autocorrelation matrix fo every time instant, in practice
the best that can be achieved is to estimate this matrix from the data and update that estimate on a
regular basis.
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As mentioned in Section4.2.1, this is the essence of block-adaptivity — a periodic application
of the optimal weight solution using a current estimate of the autocorrelation matrix. A block of
data is received by the system, that block of data is used to estimate the autocorrelation matrix,
and the inverse of the estimated autocorrelation matrix is within Equation4.21to determine a new
set of weights. Within the confines of this basic formulationthere are still many choices to make
regarding implementation details. For example, how often does the update take place, what is the
size of the block of data, should our data blocks overlap, andwhat is the exact method to estimate
the autocorrelation matrix?
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Digital Two Channel Frequency-Domain Block Adaptive 
Beamformer
Figure 4.7.The general structure of a two-channel block-adaptive frequency-domain beamformer.
Figure4.7gives an idea of the structure of a block adaptive beamformerwh re the beamform-
ing operation takes place in the frequency domain per subband (FFT bin). Lockwood ([32]) tested
various configurations of this beamformer structure for a mini um variance solution on speech
input to determine the best values to use. The two block-adaptive beamformers implemented in
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this work, including the MVDR beamformer, will use these values for FFT size, buffer duration,
etc. In each case the spatial autocorrelation matrices (there is one per bin) are calculated using a
simple sliding window with half of its data coming from the past nd half of its data coming from
the future.
This implies a certain inherent delay exists in the system. This is to be expected since we
must wait for blocks of data to enter the system before any weights can be generated from the
data. This issue is exacerbated by the need to average over asmuch frequency-domain data as
possible without extending outside of regions where the data c n be considered stationary. These
system delays, if too long, can preclude the use of such block-adaptive techniques in real-time
communications systems (i.e. person-to-person communications). Lockwood explored the trade-
offs of these system design decisions and his results will be used her .
4.4.2 Frost Adaptive Beamformer
Dynamic-adaptive techniques as defined so far do not suffer from the system latency problems
that can occur in the block-adaptive method. The constrained dynamic-adaptive method known
as the Frost beamformer is a LMS time-adaptive solution to the LCMV problem[33]. Instead of
trying to minimize a mean-squared estimation error criteria, Frost tried to minimize the Lagrangian
defined in solving the optimization problem. This is the sameapproach taken in the derivation of
the constrained LMS problem in Section4.3.2. This Lagrangian is
J(~w, ~λ) = ~wHR~w+ ~λH(C~w− ~c) + ~λt(C∗~w∗ − ~c∗)
Using this in our update equation results in the general formf the Frost update equation as
~w(l + 1) = ~w(l) − µ∇~w
[
~wHR~w+ ~λH(C~w− ~c) + ~λt(C∗~w∗ − ~c∗)
]
= ~w(l) − µ(R~w(l) + CH~λ)
The~λ parameter can be determined by requiring that the updated weight vector satisfies the
requirementC~w(l + 1) = ~c. Determining~λ and plugging it in (by following the same type of
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derivation from Section4.3.2), then simplifying leads to
~w(l + 1) = ~w(l) − µ[I − CH(CCH)−1C]R~w(l) + CH(CCH)−1[~c− C~w(l)
In Section4.2.2we saw the termCH(CCH)−1~c as~wc, the fixed portion of the weight vector based
on the constraints. We also have the same definition forPa as was given in Section4.3.2. This is
the projection matrix associated with the adaptive component of the weight vector.
Pa = I − CH(CCH)−1C
With these simplifications, the update equation becomes
~w(l + 1) = ~wc + Pa[~w(l) − µR~w(l)]
So now the separation between the adaptive and the non-adaptive components of the weight vector
becomes clear. The adaptive part depends on the input data ofthe microphones via the correlation
matrix R, which is unknown. To simplify the algorithm Frost replacedthe statistical correlation
matrix with the instantaneous outer product of the input data,~y(l)~yH(l). This is exactly what the
LMS algorithm typically does, replacingE[e∗(l)x(l)] with e∗(l)x(l). With that simplification, the
equations for Frost’s adaptive beamforming algorithm are
Pa = I − CH(CCH)−1C
~wc = CH(CCH)−1~c
z(l) = ~wH(l)~y(l)
~w(l + 1) = ~wc + Pa[~w(l) − µz∗(l)~y(l)]
Figure4.8shows the structure of the beamformer and its adaptation. This structure fits with what
was shown in Fig.4.2. Based on these equations, one can see how the array can be steered v ry
easily by putting in place a new~ c andPa, based on different constraints. Sets of this vector and
matrix can be pre-calculated and simply loaded as needed. The adaptive part of the system then

















Figure 4.8.The Frost Beamformer.
4.5 Unconstrained Adaptation
It has already been shown how the LCMV problem can always be separated into non-adaptive and
adaptive components. This separation again appeared in theequations for the Frost beamformer.
But in that case the dynamic update equations were constrained. There are two formulations that
will now be discussed that have been places under the headingof unconstrained adaptation. In
reality, both of these are constrained systems, but the constrai t are enforced through a different
mechanism.
This section begins with a description of the Generalized Sidelobe Canceller (GSC), which can
be used as a block-adaptive beamformer in the same way the MVDR is. The origin of the GSC
is based in unconstrained optimization. Using the same structure of the GSC, but in the form of
a dynamic update method, Griffiths and Jim proposed their beamformer, which will be discussed
in Section4.5.2. The update equation for this beamformer can be considered unconstrained as
well since it matches the form of the standard LMS. This contrasts with the Frost Beamformer
in which the updates followed the same derivation and form ofthe constrained LMS. These two
beamformers have been grouped together in this section since it is the unique structure of the GSC
that allows the Griffiths and Jim beamformer to function.
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4.5.1 Generalized Sidelobe Canceller
The generalized sidelobe canceller (GSC) is an improvement on the simple sidelobe canceller.
In a sidelobe canceller a main array looks for signals propagatin from a desired direction while
an auxiliary array looks for interfering signals propagating n other directions, which are in the
sidelobes of the main array’s response. These interfering signals are then subtracted from the











Figure 4.9.Block diagram of the generalized sidelobe canceller.
The main problem with a simple sidelobe canceller is that thedesired signal also exists, to one
degree or another, in the sidelobes of the auxiliary array’sresponse. This leads to some cancella-
tion or distortion of our desired signal. Griffiths and Jim [34] arrived at more general and useful
model, shown in Figure4.9, known as the generalized sidelobe canceller. The main addition to this
formulation is the inclusion of the blocking matrixB. This matrix is designed so that signals prop-
agating in the desired direction are not present at the output of the auxiliary array. This prevents
unintentional cancellation of the desired signal when the output of the auxiliary array is subtracted.
This beamformer is a more specific version of the system shownin Figure4.2, where the adaptive
part now includes the blocking of the mainlobe of the main array.
The GSC output is given by~wHc ~y− ~wHa B~y. The fixed beamformer weights,~wc, are the same as
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seen in the discussion of the LCMV in Section4.2.2— ~wc = CH(CCH)−1~c. This can considered as
a standard beamformer whose overall weight vector is~wc − BH~wa. As with the case of the LCMV,



























To determine an appropriate matrixB, we can equate the total optimal weight vector for the
GSC case,







































~c falls in its nullspace. But we also
require thatB be independent of the data since the adaptive weight vector~wa should account for
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variations in the data. Understanding this, we simply need th following to hold forB to be a valid
blocking matrix:
BCH = 0.
The above requirement forB means that the dimension of its nullspace equals the number of
constraints on the system. It is the nullspace ofB that provides the blocking property needed to
prevent cancellation of the desired signal.
4.5.2 Griffiths-Jim’s Adaptive Beamformer
The Griffiths-Jim’s adaptive beamformer is the dynamic-update version of the GSC, in the same
way that the Frost Beamformer is the dynamic update version ofthe LCMV. The equations that








z(l) = zc(l) − za(l)
~wa(l + 1) = ~wa(l) + µz
∗(l)~yB(l)
A diagram showing the structure of the beamformer, split into a fixed and adaptive part and the
adaptation of the weights via the LMS algorithm is shown in Figure4.10
The last equation is nearly identical to the unconstrained LMS update equation seen in Sec-
tion 4.3.1, but the error has been replaced by the output of the beamformer. This output, however,
can be seen as the error between the fixed beamformer and the adaptive beamformer, as shown
above. The mean-squared output is also the quantity to minimize, so this change is appropriate.
Because of the blocking matrix at the front-end of the adaptive beamformer, minimizing the total

















Figure 4.10.Block diagram of the Griffiths-Jim dynamic adaptive beamformer.
An important note is that theµ parameter must be set based upon the eigenstructure of the
matrix BRBH, not simply the matrixR.
4.6 Practical Details
Often the GSC implementation will have time shifts of appropriate delays at the output of each mi-
crophone to present the desired signal with a constant wavefront across all channels. The weights
of the fixed beamformer~wc become simple amplitude adjustments to shape the beamformer re-
sponse that can be used across all frequencies. The blockingmatrix can also take on a much
simpler form and can be the same for all frequencies. The adaptive weights must still be handled
for each frequency individually, unless they are part of time-domain filters, where all weights can
be updated together in the time-domain. If the time-delay elem nts are not available then the inputs
at the microphones must be transformed to the frequency-domain or subbanded to narrowband sig-
nals and each bin or subband must be processed individually.This implies a different set of fixed,
complex weights for each subband and a different blocking matrix for each subband, as well. The
one advantage that this method has is that the adaptation of the system has been changed from
constrained to unconstrained. The standard LMS formulation can then be used and therefore the
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This section describes the platform designed and implemented as the main portion of this
project, on which the algorithms described in Chapter4 can be tested. It is divided into two
principal parts. Section5.1 describes the hardware used to input, manipulate, and process th
multi-channel audio data and then output the results as a single audio stream. Section5.2 details
the software and code that is run on the processors describedin Section5.1. As a prelude to the

















































Figure 5.1.An overview of the system implementation used to obtain and process the signals from a microphone
array.
5.1 Hardware Systems
The hardware of the system has three main components. The first is the multi-channel audio
input board that was custom designed and built for this platform. The second component is the
FPGA Development board which the audio daughter-board physically mounts on. The FPGA on
the development hosts hardware used to interface to the audio board, as well as an embedded
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processor used to manage communications. The third component f the system is a standard
commodity personal computer running Microsoft Windows™and that has an RJ-45 Ethernet jack.
Each component will be addressed in the order given above.
5.1.1 Audio Daughter-board
This section discusses the audio daughter-board that was designed to get analog audio data into the
system. This board represented the most significant hardware development of the entire system.
The audioboard provides the bridge between the analog and digital domains for this project. The
core of the board consists of four stereo analog-to-digital(ADC) converters and one stereo digital-
to-analog converter (DAC). The additional circuitry on the board is in place to service these core
chips. Figure5.2 shows the top side of the board and its various sections. Eachof these areas
will be discussed individually. Circuit schematics for thisaudioboard are provided in AppendixB.
Layer schematics of the board layout are provided in Appendix C. For this project eight boards
were assembled, tested, and verified to function by the author.
5.1.1.1 The Printed Circuit Board
The printed circuit board (PCB) used in this project is a four-layer board measuring 4.5 in. wide
by 4.125 in. high. The majority of the components of the boardare surface mount IC packages.
Therefore the top layer of the board, visible in Figure5.2, is the component layer and the principal
signal layer. The bottom of the board contains the female sockets for mounting the audioboard
on the FPGA development board, some power supply protectionircuitry, inductors that provide
a connection between the analog and digital ground planes, and switches to modify the analog
input settings. The interior layer immediately beneath thetop layer is the ground plane. It is
really three ground planes — the ground of the unregulated input, analog ground, and digital
ground — connected by the inductors mentioned above. The layer immediately above the bottom
layer is the power plane layer. This layer is dominated by theanalog and digital+5 V sections.
But it also contains routing for the 3.3 V power rail and a buffered 2.2 V reference voltage that

















Figure 5.2.Top-side of the multi-channel audioboard used to digitize the microphone or line-in data.
the microphones.
The PCB was manufactured by PCBExpress.com. The service included a soldermask and
silkscreen for the top and bottom layers. A total of eight boards were manufactured. The assembly
of the boards was carried out by the author, and all solderingwas done by hand using a Metcal
surface mount soldering station.
5.1.1.2 Power Supply Circuitry
The power supply circuitry exists to convert a 9 V unregulated input to regulated 3.3 V and 5 V
sources that are used by the chips on the board. The Altera Stratix FPGA development board
receives power from a 9 V AC-to-DC unregulated power supply. The audioboard was designed
with a power connector that could receive power from an identical power adapter. This design
includes all needed protection against noise and voltage swing , including bypass capacitors, a
common-mode choke (inductor to block high frequency noise), and diodes to prevent damage in
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the event of a voltage reversal (for example if a power adapter wi h the wrong polarity were used).
An inductor bridges the unregulated external ground to the board’s digital ground. The digital
ground is bridged to the analog ground via a set of inductors,hat are placed underneath the ADCs
and the DAC, as per the manufacturer’s recommendation ([35], [36]).
The output of the above filtering and protection is an unregulated 9 VDC. This output connects
to a switch that allows selection between this board’s external power source or a 9 VDC unregulated
supply coming from the FPGA development board. It is clearlymore convenient to use a single
power adapter for the FPGA board and the audioboard which piggybacks on top of it. During the
design phase of this project the decision was made to providean additional source of power if it
happened that the additional power required by the audioboard exceeded the capacity of the AC-to-
DC adapter. All tests so far have indicated that the unregulated supply delivered over the prototype
header from the FPGA development board is sufficient to power both boards simultaneously. (See
[37] for more details on the power supply delivered from the FPGAdevelopment board.)
From the switch the selected unregulated voltage source goes directly to two voltage regulators,
the LM2940 and the LM2937 by National Semiconductor. Each has a number of bypass capacitors
to reduce the effects of noise in the power supply. The tabs of these regulators re soldered to a
relatively large and contiguous ground plane on the top layer. This copper area acts as a heat sink
for the regulators. The output of the regulators are fed through the power plane to the chips that
need it. At each chip, more bypass capacitors can be found to smo th ripples in the DC power
signals.
5.1.1.3 Clock Division and Distribution
One important aspect of the board design was that the four stereo ADCs should be synchronized.
That is, they all needed to sample their inputs at exactly thesame time instant. There is a certain
degree of uncertainty inherent to the chips themselves thatprevents this from ever actually occur-
ring. But a best case scenario can be achieved by giving each chip a rising clock edge at the same
moment. Toward this end, the board employs two dual 1:5 clockreplication chips (part number
PI49FCT by Pericom). The replication circuit in this chip accepts a clock input and then copies the
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clock signal to five outputs such that all outputs are synchronized. This measure ensures that any
difference in the instantaneous time sampling of the audio signal appears as a noise source which
falls beneath the threshold of the ADCs’ quantization noise.
The ADCs are initialized in slave mode so that they expect all timing information to come
from an external source. This step is also key in ensuring proper sampling by all four ADCs. The
board includes a 24.576 MHz oscillator as the overall masterclock from which all other source
clocks can be derived. The reason this speed was chosen was that it can be evenly divided down to
provide an exact sampling rate varying from 96 kHz down to 16 kHz. The output of this oscillator
is fed directly to a pin of the FPGA development board that is dedicated as an on-chip PLL input.
It turns out that the on-chip PLL can’t divide the input clocksufficiently to achieve the desired
sampling rate of 16 kHz, so the PLL is set to pass the clock signal to a hardware module written in
VHDL that divides the clock by a factor of 6 to 4.096 MHz (see AppendixA.6). This clock is the
master clock for the ADCs and the DAC. All other digital I/O signals are derived from this clock.
The ADCs divide this internally by 256 to get the desired 16 kHzsample rate. More hardware on
the FPGA (again described by VHDL) creates a framing clock, abit transfer clock, and a control
interface clock. These clocks, in addition to the 4.096 MHz master clock, are replicated by the 1:5
clock replicators and fed to the ADCs and the DAC.
5.1.1.4 Combinatorial Logic - Modes of Operation
The ADCs can operate in several different modes. As noted above, one mode for the ADCs is
a slave mode where all timing information comes from an external source; another mode is as a
master in which the ADC produces it’s own timing info. The ADCscan also operate in cascade
mode or in single-chip mode. In cascade mode the output data from all the ADCs flows over one
wire in a bit serial manner. The devices are essentially chained together without the serial out of the
previous device feeding the serial in of the next device. Eventually all data is shifted out of the last
device and over a single connection to the FPGA for further processing. In the single-chip mode,
each device sends its data as a serial stream to the FPGA, overit’s own connection. Therefore a
total of four lines are needed.
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The board is designed to allow for both modes of operation. Inaddition the board can operate in
two control modes, one where the mode selection is determined by programming control registers
over the control bus, and the other where mode selection is done via high or low inputs on certain
pins. To facilitate these reconfigurations, the board has a quad tri-state buffer and a quad 2-to-
1 multiplexer (mux). The quad mux (part 74ALVC157) chip provides redirection of the output
bit stream from each chip, directing it either to the next chip in the chain or to a header pin for
connection back to the FPGA. The quad tri-state buffer (part 74ALVC126) is used to change the
function of a single pin on each ADC when switching from external control mode to control register
mode. Each is a 3.3 V part.
The selection between cascade/single-chip mode and external/programmed control mode is
done via two jumpers on the top of the board. It should be notedthat the hardware logic used
to interface to the ADCs is significantly different for each mode. The mode selection affects the
number of pins needed, the function of many of those pins, theinitialization procedures, and the
communications timing of the ADCs. Changing modes basically results in an entirely different
hardware interface. The modes used for this project are cascade mode with programmed control
over the dedicated control bus. Figure5.2shows the jumpers in the positions necessary to set these
modes.
5.1.1.5 Analog Inputs - Line Input or Microphone-level Input
The analog input stages are another reconfigurable portion of the audioboard. The analog input
stage begins with a surface- mount 1/8 in. mini plug connector. Each connector is stereo and
has three pins, one for a common ground and one each for input signal . In additional DC signal
can be connected to the audio inputs when microphones are used for input. This DC supply,
nominally 2.2 V, the reference for which is taken from one of the ADCs, powers the internal
JFETs of the back-electret microphone capsules. This DC voltage and the AC output signal from
the microphone travel over the same wire back to the filteringsta e. The audio signals are fed into
a simple low-pass RLC circuit and then the signals are level-shifted by 10µF decoupling capacitor.
The decoupling capacitor is needed for when the chanel inputis a line input source. This source
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signal will have it’s own DC operating voltage centered around a different DC operating voltage
than the analog filters of the audioboard. Four DIP switches on the bottom of the board allow
enabling the DC microphone power for each channel individually.
These filters, which are simple single-pole lowpass active filters based around an Analog De-
vices AD8606 op-amp, serve the dual purpose of providing gain and filtering to prevent aliasing
in the sampling process. How much gain to provide depends on whether the input is a line input
or a microphone input. The cut-off frequency, on the other hand, should remain the same. The
filter consists of a variable input resistor,a 10kΩ potentiometer, followed by the op-amp with it’s
feedback path. The potentiometer allows trimming the DC gain of the filters to help match the
gains among all the microphone input paths and it should nomially be set at the midpoint of 5kΩ.
The ratio of the resistance in the feedback path to the input resistance determines the DC gain [38].
For line input levels, the gain should be approximately one.For microphone input levels, the gain
should be approximately 50 times, though by reducing the input resistance it can be made higher
as needed. The gain-bandwidth product of the op-amp is sufficient that there is still some room
to increase the gain (by adjusting the potentiometer) without reducing the cutoff frequency of the
filter [39].
In order to adjust the gain for the two different input types, the feedback resistance must be able
to be changed. This is accomplished by putting a base capacitor nd resistor in the feedback path
to provide the large gain needed for the microphone input. A 240 kΩ resistor provides a nominal
gain of 48. In parallel with a 3.0pF capacitor, the filter exhibits a 3-dB cutoff frequency of approx-
imately 220 kHz. Such a high cutoff with the single-pole rolloff is appropriate for an oversampling
sigma-delta ADC. To reduce the gain to approximately one, a 4.8 kHz resistor is switched into the
feedback in parallel with the the base resistor and capacitor. The equivalent parallel resistance is
then 4.7kΩ. To reduce the cutoff frequency back to approximately 220 kHz, the total feedback
capacitance must increase, which can be accomplished by also switching in a 150pF capacitor,
also in parallel to the base resistor and capacitor. The total equivalent capacitance is then 153pF
and the cutoff frequency of the filter remains unchanged. The outputs of theinput filters then
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feed directly to the analog inputs of the ADCs. The same DIP switches used for connecting and
disconnecting the DC microphone power is also used to changethe gains of the channel inputs.
5.1.1.6 Analog-to-Digital Converters
The analog-to-digital converters are the heart of the system, and as such, they have already been
discussed somewhat in reference to the other previous partsof the audioboard. The datasheet
for the AD1871 device [36] indicates that the device is capable of 24-bit sampling at 96 kHz
for each of two channels. It is highly configurable, and includes programmable gain amplifiers
that can be used in single-sided or differential inputs modes, internal digital decimation filtersto
reduce the sigma-delta modulated bitstream to the desired sample rate, and a multitude of interface
capabilities mentioned previously.
The designed system was setup with the ADCs in cascade mode andwith the configuration
controlled by the data programmed into on-chip control registers via an SPI control bus. Both the
control data and the audio data are are cascaded from the shift register of one device to the shift
register of the next, a single bit per control clock or bit clock cycle. When all the data has arrived
at its destination, the cycle starts again with the next samples or the next control word. The control
registers of the devices are all loaded simultaneously as part of the initialization procedure. When
the start bit is set in a particular control register, the data sampling begins. Therefore the sampling
process begins simultaneously on all devices and continuessync from that point on.
The timing of the chips is determined by settings input to thecontrol registers as part of the
initialization procedure and the master clock rate given tothe chip. The settings in the control
register determine how the clock rate is divided down to the sample rate value. For our application,
the master clock rate is ultimately divided by a factor of 256to get the sampling rate of 16 kHz.
This sampling rate was chosen to limit the amount of data generated by the system without severely
affecting the quality of input speech. The control registers also llow changing how many bits of
precision our samples contain. The decision was made to use 16-bit samples since they can pack
better into 32-bit words and the usefulness of the extra bitswa dubious due to a noise floor of
about 85 dB in this system. The system can be adjusted in the fuure to use higher sampling rates
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or bit precisions if the processing system is able to handle the higher data rates.
5.1.1.7 Digital-to-Analog Converter and Audio Out Buffer
The DAC on the board lets the user of the system listen to the outputs of the algorithms in real-
time. The DAC is much simpler than the ADCs because its configuration, both its precision and
communications mode, are determined by tying device pins high or low. Therefore the DAC’s
mode of operation is fixed. Like the ADCs, the DAC divides the master clock by a factor of 256
and therefore uses the same sampling rate. The maximum sampling rate that the AD1858 DAC
supports is 48 kHz. The bit precision of the data is fixed at 16 bits, another reason 16 bits was
chosen for the input precision. Like the ADCs, the output portof the DAC is a synchronous slave
serial port, where all timing information is provided by an external source, in this case from the
hardware interface programmed into the FPGA.
The audio outputs produced by the AD1858 can drive a 2kΩ load directly, but a buffering
stage is needed to drive an output device like standard low-impedance headphones. The output




gain stage is followed by a large decoupling capacitor, to block DC voltages. This decoupling
capacitor is important if the system is connected to a line-in port of a sound card or other recording
device. More details on this device can be found in [35].
Since the array processing algorithms convert multi-channel data to single channel data, the
output of the system is technically a mono audio signal. Our DAC is a stereo DAC, however.
To deal with this issue, the audio interface on the FPGA that feeds the data stream to the DAC
transmits two identical sets of bits per sample period, one fr ach channel. See Section5.1.2.1for
more details.
5.1.2 FPGA and FPGA Development Board
The FPGA development board is a crucial link in the chain of hardw re used to perform the micro-
phone array processing. The header pins used to connect the audioboard to the development board
are connected directly to the pins of the Stratix FPGA on the development board. The FPGA is
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the crossroads of the system. Data enters from the audioboard as a serial bit stream and exits as IP
packets that go to an on-board LAN PHY chip and an RJ-45 Ethernet port. Internal to the FPGA
is an embedded ”soft” processor, known as the Nios II processor. This processor is an intellectual
property block of the Altera Corporation, the manufacturer of the Stratix FPGA, which can be
designed and generated to meet the specific needs of a system.Within this processor is a custom-
logic peripheral that was written by the author to act as the int rface between the audioboard and
the Nios II processor core. The following sections will present details of the audioboard interface
and the embedded processor generated and used in this system.
5.1.2.1 Audioboard Interface
The VHDL code that describes the audioboard interface periph al can be found in AppendixA.
The goal of the peripheral is to
• initialize the audioboard, specifically to program the contr l registers of the ADCs and start
them sampling,
• receive and buffer the incoming data samples from all four ADCs,
• buffer and transmit the outgoing data samples to the DAC,
• and provide the correct signals to allow the Nios II’s commondata bus to interface with this
peripheral so that buffer data can be read and written by the processor.
The audioboard interface peripheral has two internal regist rs whose details are given in Ta-
ble 5.1 and Table5.2. Upon reset the audioboard interface is disabled and the ADCsare idle
awaiting programming. The audio subsystem is turned on by writing a 1 to bit2 of the of the
control register. As soon as this takes place, the state machine described in AppendixA.4 begins
sending out the control words necessary to configure the ADCs.The last control word sent out
turns on all of the ADCs and they begin sampling and transmitting data in cascade mode back to
the audioboard interface module. The state machine finishesby going into a done state that can’t
be left until another reset, either via hardware or software, occurs.
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Table 5.1.Status register of the audioboard interface peripheral.
31–3 2 1 0
XXXXXXXX XXXXXXXX XXXXXXXX XXXXX IRQ DACBUFF ADCBUFF
IRQ Bit that indicates that an interrupt was generated and needs to be serviced.
DACBUFF Bit that indicates that the output buffer is empty and needs data.
ADCBUFF Bit that indicates that the input buffer is full and its data needs to be read.
Table 5.2.Control register of the audioboard interface peripheral.
31–3 2 1 0
XXXXXXXX XXXXXXXX XXXXXXXX XXXXX SYSEN DACMSK ADCMSK
SYSEN System enable bit - when this goes high the system begins initialization and
then sampling.
DACMSK Bit that masks the DACBUFF signal’s ability to trigger aninterrupt.
ADCMSK Bit that masks the ADCBUFF signal’s ability to trigger aninterrupt.
Eight 32-bit words of data are sent in a single 256-bit stream, one word per channel, two words
per device, during each sample period. Within each 32-bit word, the 16 data bits are found right-
justified into the lower half of the word. The ADC interface, described in AppendixA.2, reads in
the the data stream, discarding the upper bits of each word, and storing the lower 2 bytes at the
current location of the buffer. The buffer is actually two buffers utilized in a ping-pong fashion
— one buffer is being filled while the other is being read out. The buffer is composed of one
2 kbyte contiguous memory. The memory device is internal to the Stratix FPGA (see [40] for more
details). The lower half of the memory is written during the ping and the upper half is written
during the pong. When the current write address pointer passes from the one half back to the other,
the ADC bufferfull signal is thrown back to the main audioboard module. If the ADCMSK is not
in effect, then the IRQ signal goes high, and the processor is made aware of the need to service
the audioboard peripheral. When it does service the peripheral, the processor sees the peripheral
as a memory device. For reading data, the registers exist at the 0x0 and 0x1, and the ADC buffer
exists at 0x400 to 0x7FF (a 1 kbyte range). The external worldon y sees a single 1 kbyte buffer,
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even though the actual memory is 2 kbyte. The determination between which half of the memory
is currently in use and which is free for reading is handled inter ally. All the processor must do is
read the proper memory locations after the the interrupt hasbeen acknowledged. This will cause
the ADCBUFF line to be deasserted.
Another major part of the audioboard interface peripheral handles the data that is output to the
DAC for playback, i.e. the processed data. The method of doing this is in many ways the reverse
of the method for getting data in. AppendixA.4 describes the hardware as VHDL code. This
module consists of a memory unit that buffers outgoing data using the same ping-pong scheme as
for the incoming data. But since the outgoing data consists ofonly single mono audio stream, the
memory requirements are an eighth of those for the incoming data. Therefore the memory of the
DAC module is 256 bytes, 128 bytes for each half. When the processor writes to this audioboard
peripheral, the registers are located at 0x0 and 0x1 and the output buffer is located at 0x80 through
0xFF. The state machine handling the output will read each memory location twice and output this
data in a serial bit stream to the DAC. When one half of the buffer has been read completely and
the read pointer moves into the other half of the memory, the DACBUFF signal is triggered, the
IRQ line for the peripheral will be asserted assuming the DACMSK is not in effect. To service the
interrupt, the processor must write any data value to the status register, and then it must write data
to the memory that has just been filled. This will cause the DACBUFF line to be deasserted.
The audioboard peripheral includes some additional logic to generate the clocks needed for
the ADCs and the DAC to operate correctly. The details of this additional logic can be found in
AppendixA.6 and AppendixA.5. The top-level of the design, described in AppendixA.1 contains
the logic to implement the registers and the generation and reset of the IRQ signal. It also defines all
of the needed connections between the previously describedmodules and the Avalon Bus, which
is the interconnect used by the Bios II processor to connect thprocessor core to the processor
peripherals (see [41] for more details).
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5.1.2.2 Bios II Embedded Processor
The Nios II embedded processor is a general-purpose RISC process r. It can be configured to
support various levels of performance and hardware complexity using the Altera provided SOPC
(System On a Programmable Chip) Builder software. This software allows the user to configure a
CPU core and a number of associated, memory-mapped peripherals into a top-level design. The
software then generates the Nios II processor as a software description in VHDL. This design can
then be taken through the normal tool chain in the Quartus II software to obtain a programming file.
This file can then be programmed into the FPGA. The software that needs to be run on the system
can then be downloaded into memory and run. Alternatively, the design, including the software
to be run, can be programmed into a flash memory device that resides on the development board.
This configuration can be loaded when the board is powered up or reset and the software included
in the configuration will run automatically. The latter method is preferred once a design has been
finalized. Extensive details of the Nios II processor can be found in [42] and [43];
For this project, the Nios II processor was configured as a medium performance model, which
includes a hardware multiplier (utilizing built-in DSP elem nts on the FPGA) and instruction cache
and branch prediction logic. The peripherals used with the processor include the audioboard inter-
face module described in Section5.1.2.1, a fast on-chip RAM module, a module to access slower
off-chip SRAM, a module to use the Ethernet PHY chip, a system timer module, a UART for view-
ing debugging info over the serial port, and a module to interface to the external flash memory.
The main purpose of the Nios II processor is to run software that will service the interrupts
generated by the audioboard interface by reading th buffered data from that peripheral. That data
is then be sent over the Ethernet interface to the host PC where it will be processed. The software
running on the Nios II processor makes the development board/audioboard combo act as a stream-
ing audio server. This server can also receive data to play out of the output jack of the audioboard.
Details of the software found in the system will be found in Section5.2.
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5.1.3 Host PC
In terms of hardware the host PC is nothing particularly notew rthy. It must have an Ethernet
interface to receive data and sufficient raw processing capability to perform the beamformingalgo-
rithms. In addition, due to the design choices made for software in the system, it must be capable
of running Microsoft Windows XP and the .Net Framework v2.0.The system used for this project
consists of an Intel Core Duo processor running at 1.66 GHz with 1 GB of DDR2 RAM. It includes
a built-in gigabit Ethernet interface and is running Microsoft Windows XP. Details of the software
running on this PC can be found in Section5.2.2.
5.2 Software Systems
The software used in this platform is in two parts. One part isexecuted on the Nios II embedded
core inside the FPGA on the developement board. It’s purposeis to acquire the data from the
audioboard hardware interface and transfer it to the host PCover the Ethernet interface. The other
part of the software is executed on the host PC. It has three main functions. First it receives the
data from the development board by using an UDP IP socket. Next it must process the data by
applying the selected beamforming algorithm. Finally the results, as output from the beamforming
algorithm, must be transferred back to the development board f r output through the audioboard’s
DAC. A more in depth discussion of the software will now be pursued.
5.2.1 Nios II Software
The software that runs on the Nios II embedded core must be able to do two things — handle in-
terrupts generated by the audioboard hardware peripheral and send data over the ethernet interface
to the the host PC.
5.2.1.1 Audioboard Interrupt Handling
To handle the first issue, a interrupt service routine is regsistered with the system using the provided
Altera Hardware Abstraction Layer (HAL) API (see [40] for complete details of the HAL). As
described in Section5.1.2.1, the interrupt occurs when the incoming data buffer is full or when the
outgoing data buffer is empty, i.e. has had all it’s data read.
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The audiobaord interrupt service routine (ISR) verfies that an interrupt from this device has
occurred by reading the STATUS regsiter. It then clears the interrupt bit by writing to the STATUS
regsiter. Then it services the audioboard system by readingthe data that has been buffered and/or
writing data that has arrived over the Ethernet interface. These last two actions must be performed
to drop the ADCBUFF and DACBUFF flags in the STATUS regsiter. If they are not performed,
the next time an interrupt needs to be generated it will fail.The only way to resume from this error
is through a system reset.
5.2.1.2 UDP Data Server
The other part of the Nios II software is the Ethernet data interface. The communication with
the host PC takes place over a User Datagram Protocol (UDP) Berkeley Socket (see Chapter 44
of [44]). To make use of this protocol, software is needed to implement the IP network layer
and the UDP protocol on top the of the IP layer. A software stack, known as the LightWeight IP
(LWIP) stack, has been specicically designed for embedded systems that provides an efficient im-
plementation of the host of TCP/I protocols, including UDP [45]. This implementation allows ths
system to communicate over the Ethernet without demanding un ecesary computation or memory
requirements. The software on the Nios II processor essentially acts as a UDP data server. It waits
for a connection to be made and then responds by streaming theincoming packets of data back to
the host PC. At the same time, it sets up to receive the return processed data stream from the host
PC. When the incoming data stream is smaller than the expected number of bytes for a complete
return packet, the code checks for a termination command in the packet. If such a command is
found this server terminates the connection to the client runing on the host PC
5.2.2 Host PC Software
The algorithms that can be run to test the system are executedon the host PC’s main processor.
The code to interface to the UDP server on the embedded processor was written in C#, a new fully
object-oriented programming (OOP) language that includesa robust set of base classes for use
in network interfacing. The C# language is strongly typed andincludes mechanisms for garbage
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collection (mempry clean-up), multi-threaded programming, and sophisticated graphical UIs. As
such it is fairly simple to learn and use. Moreover, it’s perforance can be tweaked by disabling
some of these higher level features and workign directly with the objects in memory, as is possible
in languages like C and C++. The host PC code consists of three main parts. The first is a UDP
client program that interfaces to the Ethernet port of the system to send and retrieve data. The
second part of the system is the microphone array processingcode that actually does the spatial
filtering. The third component is a generic DSP library builtfor this project (and any other future
DSP projects) that provides basic functionality for the microphone array processing. This library
provides functionality to perform FFTs, IFFTs and vector and matrix math, such as one might find
in a program like Matlab. It attempts to be generic in providing this functionality for the various




This document describes the work to prepare a stand-alone hardware platform for testing and
evaluation of microphone array processing algorithms. Such algorithms hold promise as an im-
proved front-end for typical audio procesing now done on computers, such as for automatic speech
recognition. To verify the functionality of the algorithmsdescribed in this document, they need
to be tested in real environments where the eff cts of reverberation, echo, noise, and interference
can be studied. The simulation results looked at here provide some basis for hope that an array of
microphones can seriously improve performance in modern speech processing. But to truly know
their weaknesses and strengths, they must be put to the test in real conditions. That is the purpose
of this platform.
This work gave the author much insight into basic space-timeadaptive signal processing. It
also touched upon networking standards, computer programming, real-time signal processing and
systems, embedded microcontroller design, VHDL hardware design, analog and digital filter de-
sign, PCB layout, signal integrity, and other areas as well.
The future of this work needs to see the comparison of the algorithms described, using different
environments, arrays, and sources of desired and interfering wavefields. The hardware and softare
developed for this project provides a sound foundation for these comparisons to be made.
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APPENDIX A
VHDL CODE FOR AUDIO INTERFACE
This appendix presents a listing of the VHDL code that describes the hardware interface between
the FPGA’s NIOS Processor and the multi-channel audio capture PCB that was designed and built
to test the array processing algorithms.
A.1 Audioboard.vhd: Top-level of Hardware Architecture
LIBRARY IEEE , work ;
USE IEEE . s t d l o g i c 1 1 6 4 .ALL ;
USE IEEE . s t d l o g i c a r i t h .ALL ;
USE IEEE . s t d l o g i c u n s i g n e d .ALL ;
−− Th is module i s seen as a memory d e v i c e t o t h e sys tem module . I ti s an Avalon Memory S la ve
−− and t h e r e f o r e has Avalon Bus s i g n a l s as i n p u t s . The module c on s i s t s o f two memory modules
−− ( a l t s y n c r a m m e g a f u n c t i o n s ) and a l o t o f l o g i c t o i n t e r f a c e to t h e audioboard ’ s f o u r ADCs
−− and i t ’ s s i n g l e DAC. The memory are s i m p l e ping−pong b u f f e r s f o r aud io da ta i n and ou t .
ENTITY aud ioboa rd IS
−− I n p u t Parameters t o mod i fy d e s i g n
PORT(
c l k : IN STD LOGIC ; −− 24.576MHz Clock I n p u t ( f rom expans ion board )
c l k Ava lon : IN STD LOGIC ; −− Avalon Bus Clock f o r synchronous da ta t r a n s f e r s
r e s e t I n : IN STD LOGIC ; −− Ac t i ve−Low board r e s e t ( f rom NIOS board )
−−numChan : IN STDLOGIC VECTOR (2 DOWNTO 0 ) ;−− I n p u t s e l e c t o r f rom s o f t w a r e f o r number o
−− Only one o f t h e dou t p i n s i s i m p o r t a n t f o r a p a r t i c u a l r c o n f i gu r a t i o n .
−− We’ l l l e t t h e co mp i l e r o p t i m i z e ou t t h o s e t h a t don ’ t m a t t e r
dout1 : IN STD LOGIC ; −− S e r i a l aud io da ta from Cascaded Conf ig w i t h 4 codecs
−− dout2 : IN STDLOGIC ; −− S e r i a l i n p u t da ta from Cascaded Conf ig w i t h 3 codecs
−− dout3 : IN STDLOGIC ; −− S e r i a l i n p u t da ta from Cascaded Conf ig w i t h 2 codecs
−− dout4 : IN STDLOGIC ; −− S e r i a l i n p u t da ta from Cascaded Conf ig w i t h 1 codecs
w r i t e a d d r : IN STD LOGIC VECTOR(6 DOWNTO 0 ) ; −− Avalon Bus Wr i te Address ( t o Output b u
r e a d a d d r : IN STD LOGIC VECTOR(8 DOWNTO 0 ) ; −− Avalon Bus Read Address ( f rom I n p u t b u
w r i t e d a t a : IN STD LOGIC VECTOR(31 DOWNTO 0 ) ; −− Output Audio Data ( s p l i t i n t o b y t e i n p
r ead : IN STD LOGIC ;
w r i t e : IN STD LOGIC ;
c h i p s e l e c t : IN STD LOGIC ;
mclk : OUT STD LOGIC ; −− Master c l o c k ou t t o AD1871s and AD1858 (256 xsample r a t e
r e s e t O u t : OUT STD LOGIC ; −− Ac t i ve− low r e s e t ou t t o AD1871s and AD1858
l r c l k : OUT STD LOGIC ; −− Framing c l o c k f o r AD1871 ( one p u l s e t o s t a r t cascaded
i r q : OUT STD LOGIC ; −− IRQ L ine t o i n d i c a t e i n p u t b u f f e r i s f u l l
l e d s : OUT STD LOGIC VECTOR (2 DOWNTO 0 ) ;
bc l k : OUT STD LOGIC ; −− S e r i a l B i t c l o c k f o r AD1871 ( one b i t per c y c l e w i t h 32
df0 : OUT STD LOGIC ; −− E x t e r n a l c o n t r o l s i g n a l / c o n n e c t s t o AD1871 cou t p in th rough
c c l k : OUT STD LOGIC ; −− Con t ro l p o r t s e r i a l b i t c l o c k / Reco n f i g u red i n e x t e r n a l c o n t r o
c l a t c h : OUT STD LOGIC ; −− Con t ro l Por t da ta l a t c h s i g n a l ( shared f o r a l l f o u r d e
c i n : OUT STD LOGIC ; −− S e r i a l o u t p u t da ta t o f i r s t AD1871 i n Cascade Chain ( co
DA din : OUT STD LOGIC ; −− S e r i a l Data ou t t o AD1858
DA lrClk : OUT STD LOGIC ; −− Framing S i g n a l f o r AD1858 (DSP mode )
DA bClk : OUT STD LOGIC ; −− S e r i a l B i t c l o c k f o r AD1858 ( one b i t per c y c l e )
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r e a d d a t a : OUT STD LOGIC VECTOR( 31 DOWNTO 0) −− Data from i n p u t b u f f e r t o go t o p r o c e s s
) ;
END aud ioboa rd ;
ARCHITECTURE a rch OF aud ioboa rd IS
−−SIGNAL DECLARATIONS
SIGNAL sampclk : STDLOGIC ;
SIGNAL clkBy12 : STD LOGIC ;
SIGNAL mc lk i n t , mclk temp : STDLOGIC ;
SIGNAL l r C l k I n t e r n a l : STDLOGIC ;
SIGNAL b C l k I n t e r n a l : STDLOGIC ;
SIGNAL D A l r c l k I n t e r n a l : STDLOGIC ;
SIGNAL r e s e t I n t e r n a l : STDLOGIC ;
SIGNAL w r i t e i n t : STD LOGIC ;
SIGNAL r e a d i n t : STD LOGIC ;
SIGNAL s t a t u s r e g : STDLOGIC VECTOR(1 DOWNTO 0 ) ; −− bu f fEmpty IRQ , b u f f e r F u l l IRQ
SIGNAL c o n t r o l r e g : STDLOGIC VECTOR(2 DOWNTO 0 ) ; −− enab le b i t , o u t p u t IRQ enable , i n p u t IRQ
SIGNAL s t a t u s c l k : STD LOGIC ;
SIGNAL r e a d d a t a i n t : STD LOGIC VECTOR(31 DOWNTO 0 ) ;
SIGNAL i r q i n t : STD LOGIC ;
SIGNAL b u f f e r e m p t y i r q : STD LOGIC ;




i n c l k 0 : IN STD LOGIC := ’ 0 ’ ;
c0 : OUT STD LOGIC ) ;
END COMPONENT ;
COMPONENT c lkD iv ideBy12
PORT(
c l k I n : IN STD LOGIC ;
r e s e t : IN STD LOGIC ;
c lkOut : OUT STD LOGIC ;




r e s e t I n : IN STD LOGIC ;
c l k I n : IN STD LOGIC ;
c t r l C l k O u t : OUT STD LOGIC ;
cLa tch : OUT STD LOGIC ;
cOut : OUT STD LOGIC ) ;
END COMPONENT ;
COMPONENT l r C l k G e n e r a t e
PORT(
mclk : IN STD LOGIC ;
r e s e t : IN STD LOGIC ;
bc l k : OUT STD LOGIC ;
l r C l k : OUT STD LOGIC ) ;
END COMPONENT ;
COMPONENT DAIn te r face
PORT(
mclk : IN STD LOGIC ;
r e s e t : IN STD LOGIC ;
w r i t e : IN STD LOGIC ;
w r i t e d a t a : IN STD LOGIC VECTOR(31 DOWNTO 0 ) ;
w r i t e a d d r : IN STD LOGIC VECTOR(6 DOWNTO 0 ) ;
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w r i t e c l k : IN STD LOGIC ;
IRQ : OUT STD LOGIC ;
s e r i a l O u t : OUT STD LOGIC ;
bClk : OUT STD LOGIC ;
l r C l k : OUT STD LOGIC ) ;
END COMPONENT ;
COMPONENT ADIn te r face
PORT(
r e s e t : IN STD LOGIC ;
s e r i a l I n : IN STD LOGIC ;
bClk : IN STD LOGIC ;
l r C l k : IN STD LOGIC ;
r e a d a d d r : IN STD LOGIC VECTOR(8 DOWNTO 0 ) ;
r ead : IN STD LOGIC ;
r e a d c l k : IN STD LOGIC ;
IRQ : OUT STD LOGIC ;





−− PLL t o b r i n g t h e c l o c k s i g n a l i n ( o u t p u t o f
−− o s c i l l a t o r on board i s f i x e d t o t h i s p in i n p u t )
U0 : mclkGen
PORT MAP (
i n c l k 0 => c lk ,
c0 => mclk temp ) ;
−− PLL t o change our 24 .576MHz t o 4 .096 MHz, which
−− i s t h e maste r c l o c k r a t e t h a t our aud io c h i p s r e q u i r e
U1 : c lkD iv ideBy12
PORT MAP (
c l k I n => mclk temp ,
r e s e t => r e s e t I n ,
c l kOut => mc lk i n t ,
c lkOut2 => sampclk ) ;
U1a : l r C l k G e n e r a t e
PORT MAP (
mclk => mc lk i n t ,
r e s e t => r e s e t I n t e r n a l ,
bc l k => b C l k I n t e r n a l ,
l r C l k => l r C l k I n t e r n a l ) ;
U2 : ADCSetup
PORT MAP (
r e s e t I n => r e s e t I n t e r n a l ,
c l k I n => mc lk i n t ,
c t r l C l k O u t => cc lk ,
cLa tch => c l a t c h ,
cOut => c i n ) ;
U4 : DAIn te r face
PORT MAP (
mclk => mc lk i n t ,
r e s e t => r e s e t I n t e r n a l ,
w r i t e => w r i t e i n t ,
w r i t e d a t a => w r i t e d a t a ,
w r i t e a d d r => w r i t e a d d r ,
w r i t e c l k => c lk Ava lon ,
IRQ => b u f f e r e m p t y i r q ,
s e r i a l O u t => DA din ,
bc l k => DA bclk ,
l r C l k => D A l r c l k I n t e r n a l ) ;
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U5 : ADIn te r face
PORT MAP (
r e s e t => r e s e t I n t e r n a l ,
s e r i a l I n => dout1 ,
bClk => b C l k I n t e r n a l ,
l r C l k => l r C l k I n t e r n a l ,
r e a d a d d r => r e a d a d d r ,
r ead => r e a d i n t ,
r e a d c l k => c lk Ava lon ,
IRQ => b u f f e r f u l l i r q ,
r e a d d a t a => r e a d d a t a i n t ) ;
−− IRQ Genera t i on and Rese t Process
IRQGen :
PROCESS( r e s e t I n t e r n a l , w r i t ei n t , w r i t e a d d r , s t a t u sc l k )
BEGIN
IF ( ( r e s e t I n t e r n a l = ’ 0 ’ ) OR ( ( w r i t e i n t = ’1 ’ ) AND ( w r i t e a d d r = ” 0000000 ” ) ) ) THEN
i r q i n t <= ’ 0 ’ ;
ELSIF r i s i n g e d g e ( s t a t u sc l k ) THEN
i r q i n t <= ’ 1 ’ ;
END IF ;
END PROCESS IRQGen ;
−− i r q <= b u f f e r f u l l i r q ;
CTRL REG :
PROCESS( r e s e t I n , w r i t e i n t , w r i t e a d d r , c l k Ava lon )
BEGIN
IF ( r e s e t I n = ’ 0 ’ ) THEN
c o n t r o l r e g <= ” 000 ” ;
ELSIF r i s i n g e d g e ( c l k Ava lon ) THEN
IF ( ( w r i t e i n t = ’ 1 ’ ) AND ( w r i t e a d d r = ” 0000001 ” ) ) THEN
c o n t r o l r e g <= w r i t e d a t a (2 DOWNTO 0 ) ;
END IF ;
END IF ;
END PROCESS CTRL REG ;
−− SIGNAL CONNECTIONS
r e s e t O u t <= r e s e t I n ;
i r q <= i r q i n t ;
−− B i t 2 o f t h e c o n t r o l r e g i s t e r i s e s s e n t i a l l y an aud io sys tem enab le
r e s e t I n t e r n a l <= r e s e t I n AND c o n t r o l r e g ( 2 ) ;
mclk <= m c l k i n t ;
bc l k <= b C l k I n t e r n a l ;
l r C l k <= l r C l k I n t e r n a l ;
DA l rc l k <= D A l r c l k I n t e r n a l ;
−− I n t e r n a l u s e f u l read and w r i t e s i g n a l s
r e a d i n t <= c h i p s e l e c t AND r ead ;
w r i t e i n t <= c h i p s e l e c t AND w r i t e ;
−− B i t s 1 and 0 o f t h e c o n t r o l reg are s i m p l y i n t e r r u p t masks
s t a t u s r e g <= ( b u f f e r e m p t y i r q AND c o n t r o l r e g ( 1 ) ) & ( b u f f e r f u l l i r q AND c o n t r o l r e g ( 0 ) ) ;
s t a t u s c l k <= ( b u f f e r e m p t y i r q AND c o n t r o l r e g ( 1 ) ) OR ( b u f f e r f u l l i r q AND c o n t r o l r e g ( 0 ) ) ;
r e a d d a t a<= r e a d d a t a i n t WHEN r e a d a d d r ( 8 ) = ’1 ’ ELSE
( ” 00000000000000000000000000000 ” & i r qi n t & s t a t u s r e g ) ;
l e d s <= c o n t r o l r e g ;
END a rch ;
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A.2 ADInterface.vhd: ADC Reading Module
LIBRARY IEEE , work ;
USE IEEE . s t d l o g i c 1 1 6 4 .ALL ;
USE IEEE . s t d l o g i c a r i t h .ALL ;
USE IEEE . s t d l o g i c u n s i g n e d .ALL ;
ENTITY ADIn te r face IS
GENERIC (
numChan : INTEGER := 2 ) ;
PORT(
r e s e t : IN STD LOGIC ;
s e r i a l I n : IN STD LOGIC ;
bClk : IN STD LOGIC ;
l r C l k : IN STD LOGIC ;
r e a d a d d r : IN STD LOGIC VECTOR(8 DOWNTO 0 ) ;
r ead : IN STD LOGIC ;
r e a d c l k : IN STD LOGIC ;
IRQ : OUT STD LOGIC ;
r e a d d a t a : OUT STD LOGIC VECTOR(31 DOWNTO 0)
) ;
END ADIn te r face ;
ARCHITECTURE a rch OF ADIn te r face IS
−−TYPES
TYPE s t a t e t y p e IS ( s t a r t , f i r s t H a l f , w r i t eDa ta , secondHa l f ) ;
−−SIGNAL DECLARATIONS
SIGNAL s t a t e : s t a t et y p e ;
SIGNAL r e a d y T o S t a r t : STDLOGIC ;
SIGNAL c n t : INTEGER RANGE 31 DOWNTO 0 ;
SIGNAL d a t a B u f f : STDLOGIC VECTOR(15 DOWNTO 0 ) ;
SIGNAL w r e n i n t : STD LOGIC ;
SIGNAL w r i t e a d d r i n t : STD LOGIC VECTOR(9 DOWNTO 0 ) ;
SIGNAL r e a d a d d r i n t : STD LOGIC VECTOR(8 DOWNTO 0 ) ;
SIGNAL IRQ in t : STD LOGIC ;
SIGNAL p a c k e t c n t : STDLOGIC VECTOR(31 DOWNTO 0 ) ;




d a t a : IN STD LOGIC VECTOR (15 DOWNTO 0 ) ;
wren : IN STD LOGIC := ’ 1 ’ ;
w radd ress : IN STD LOGIC VECTOR (8 DOWNTO 0 ) ;
r d a d d r e s s : IN STD LOGIC VECTOR (7 DOWNTO 0 ) ;
wrc lock : IN STD LOGIC ;
r d c l o c k : IN STD LOGIC ;





U0 : audioBuff AD
PORT MAP (
d a t a => da taBu f f ,
wren => wr en in t ,
w radd ress => w r i t e a d d r i n t ,
r d a d d r e s s => r e a d a d d r i n t ,
wrc lock => bClk ,
r d c l o c k => r e a d c l k ,




PROCESS( r e s e t , bClk )
BEGIN
IF ( r e s e t = ’ 0 ’ ) THEN
r e a d y T o S t a r t<= ’ 0 ’ ;
ELSIF r i s i n g e d g e ( bClk ) THEN
IF ( l r c l k = ’ 1 ’ ) THEN
r e a d y T o S t a r t<= ’ 1 ’ ;
ELSE
r e a d y T o S t a r t<= ’ 0 ’ ;
END IF ;
END IF ;
END PROCESS genReadySigna l ;
s t a t e T r a n s :
PROCESS( r e s e t , bClk )
BEGIN
IF ( r e s e t = ’ 0 ’ ) THEN
s t a t e <= s t a r t ;
c n t <= 31 ;
c h a n c n t <= 0 ;
w r i t e a d d r i n t <= ” 0000000000 ” ;
w r e n i n t <= ’ 0 ’ ;
p a c k e t c n t <= SXT( ” 00 ” , 3 2 ) ;
ELSIF f a l l i n g e d g e ( bClk ) THEN
CASE s t a t e IS
WHEN s t a r t =>
c n t <= 31 ;
IF ( r e a d y T o S t a r t= ’ 1 ’ ) THEN
s t a t e <= f i r s t H a l f ;
ELSE
s t a t e <= s t a r t ;
END IF ;
WHEN f i r s t H a l f =>
IF ( c n t = 16) THEN
s t a t e <= w r i t e D a t a ;
END IF ;
IF ( w r i t e a d d r i n t (8 DOWNTO 0) = ” 000000000 ” ) THEN
d a t a B u f f ( ( cn t−16)) <= p a c k e t c n t ( ( cn t−1 6 ) ) ;
ELSIF ( w r i t e a d d r i n t (8 DOWNTO 0) = ” 000000001 ” ) THEN
d a t a B u f f ( ( cn t−16)) <= p a c k e t c n t ( c n t ) ;
ELSE
d a t a B u f f ( ( cn t−16)) <= s e r i a l I n ;
END IF ;
c n t <= c n t − 1 ;
WHEN w r i t e D a t a =>
IF ( c h a n c n t < numChan ) THEN
w r e n i n t <= ’ 1 ’ ;
END IF ;
c n t <= c n t − 1 ;
s t a t e <= secondHa l f ;
WHEN secondHa l f =>
w r e n i n t <= ’ 0 ’ ;
IF ( c n t = 0) THEN
c h a n c n t <= c h a n c n t + 1 ;
IF ( ( c h a n c n t /= ( numChan−1) ) OR ( r e a d y T o S t a r t= ’ 1 ’ ) ) THEN
s t a t e <= f i r s t H a l f ;
ELSE
s t a t e <= s t a r t ;
END IF ;
IF ( c h a n c n t < numChan ) THEN
w r i t e a d d r i n t <= w r i t e a d d r i n t + 1 ; −− i n c r e m e n t t o n e
IF ( w r i t e a d d r i n t (8 DOWNTO 0) = ” 111111111 ” ) THEN
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s t a t e <= secondHa l f ;
END IF ;
c n t <= c n t − 1 ;
END CASE;
END IF ;
END PROCESS s t a t e T r a n s ;
IRQGen :
PROCESS( r e s e t , w r i t e a d d r i n t , read , r e a da d d r )
BEGIN
IF ( ( r e s e t = ’ 0 ’ ) OR ( ( r ead = ’ 1 ’ ) AND ( r e a d a d d r = ” 100000000 ” ) ) ) THEN
IRQ in t <= ’ 0 ’ ;
ELSIF ( w r i t e a d d r i n t (8 DOWNTO 0) = ” 000000000 ” ) THEN
IRQ in t <= ’ 1 ’ ;
END IF ;
END PROCESS IRQGen ;
IRQ <= IRQ in t ;
r e a d a d d r i n t <= (NOT w r i t e a d d r i n t ( 9 ) ) & r e a d a d d r (7 DOWNTO 0 ) ;
END a rch ;
A.3 DAInterface.vhd: DAC Writing Module
LIBRARY IEEE , work ;
USE IEEE . s t d l o g i c 1 1 6 4 .ALL ;
USE IEEE . s t d l o g i c a r i t h .ALL ;
USE IEEE . s t d l o g i c u n s i g n e d .ALL ;
ENTITY DAIn te r face IS
PORT(
mclk : IN STD LOGIC ;
r e s e t : IN STD LOGIC ;
w r i t e : IN STD LOGIC ;
w r i t e d a t a : IN STD LOGIC VECTOR(31 DOWNTO 0 ) ;
w r i t e a d d r : IN STD LOGIC VECTOR(6 DOWNTO 0 ) ;
w r i t e c l k : IN STD LOGIC ;
IRQ : OUT STD LOGIC ;
s e r i a l O u t : OUT STD LOGIC ;
bClk : OUT STD LOGIC ;
l r C l k : OUT STD LOGIC ) ;
END DAIn te r face ;
ARCHITECTURE a rch OF DAIn te r face IS
−−SIGNAL DECLARATIONS
SIGNAL c n t : STD LOGIC VECTOR(8 DOWNTO 0 ) ;
SIGNAL l r C l k I n t e r n a l : STDLOGIC ;
SIGNAL b C l k I n t e r n a l : STDLOGIC ;
SIGNAL d a t a B u f f : STDLOGIC VECTOR(15 DOWNTO 0 ) ;
SIGNAL r e a d a d d r i n t : STD LOGIC VECTOR(9 DOWNTO 0 ) ;
SIGNAL w r i t e a d d r i n t : STD LOGIC VECTOR(8 DOWNTO 0 ) ;





d a t a : IN STD LOGIC VECTOR (31 DOWNTO 0 ) ;
wren : IN STD LOGIC := ’ 1 ’ ;
w radd ress : IN STD LOGIC VECTOR (8 DOWNTO 0 ) ;
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r d a d d r e s s : IN STD LOGIC VECTOR (9 DOWNTO 0 ) ;
wrc lock : IN STD LOGIC ;
r d c l o c k : IN STD LOGIC ;




U0 : audioBuff DA
PORT MAP (
d a t a => w r i t e d a t a ,
wren => w r i t e i n t ,
w radd ress => w r i t e a d d r i n t ,
r d a d d r e s s => r e a d a d d r i n t ,
wrc lock => w r i t e c l k ,
r d c l o c k => (NOT mclk ) ,
q => d a t a b u f f ) ;
l rC lkGen :
PROCESS( r e s e t , mclk )
VARIABLE b i t C n t : INTEGER RANGE 31 DOWNTO 0 ;
BEGIN
IF ( r e s e t = ’ 0 ’ ) THEN
c n t <= ” 111111111 ” ;
r e a d a d d r i n t <= ” 1111111111 ” ;
b C l k I n t e r n a l <= ’ 0 ’ ;
l r C l k I n t e r n a l <= ’ 0 ’ ;
s e r i a l O u t <= ’ 0 ’ ;
ELSIF r i s i n g e d g e ( mclk ) THEN
c n t <= c n t + 1 ;
IF ( c n t (7 DOWNTO 0) = ” 00000010 ” ) THEN
r e a d a d d r i n t <= r e a d a d d r i n t + 1 ; −− i n c r e m e n t t o g e t t h e n e x t da ta
END IF ;
b i t C n t := CONV INTEGER(NOT( c n t ( 6 ) &c n t ( 5 ) & c n t ( 4 ) & c n t ( 3 ) & c n t ( 2 ) ) ) + 1 ;
b C l k I n t e r n a l <= NOT c n t ( 1 ) ;
l r C l k I n t e r n a l <= NOT ( c n t ( 7 ) OR c n t ( 6 ) OR c n t ( 5 ) OR c n t ( 4 ) OR c n t ( 3 ) OR c n t ( 2 ) ) ;
s e r i a l O u t <= d a t a B u f f ( b i t C n t ) ;
END IF ;
END PROCESS l rC lkGen ;
bClk <= b C l k I n t e r n a l ;
l r C l k <= l r C l k I n t e r n a l ;
w r i t e a d d r i n t <= ( r e a d a d d r i n t (9 DOWNTO 7) − 1) & w r i t e a d d r (5 DOWNTO 0 ) ;
IRQ <= ’ 0 ’ ;
w r i t e i n t <= w r i t e AND w r i t e a d d r ( 6 ) ;
END a rch ;
A.4 ADCSetup.vhd: Reset Configuration Module
LIBRARY IEEE , work ;
USE IEEE . s t d l o g i c 1 1 6 4 .ALL ;
USE IEEE . s t d l o g i c a r i t h .ALL ;
USE IEEE . s t d l o g i c u n s i g n e d .ALL ;
ENTITY ADCSetup IS
PORT(
r e s e t I n : IN STD LOGIC ;
c l k I n : IN STD LOGIC ;
c t r l C l k O u t : OUT STD LOGIC ;
cLa tch : OUT STD LOGIC ;
cOut : OUT STD LOGIC ) ;
END ADCSetup ;
ARCHITECTURE a rch OF ADCSetup IS
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−−SIGNAL DECLARATIONS
−−Con t ro l words f o r r e g i s t e r s
CONSTANT c t r l R e g 1 : STDLOGIC VECTOR(15 DOWNTO 0) := ” 0000000100000000 ” ;
CONSTANT c t r l R e g 2 : STDLOGIC VECTOR(15 DOWNTO 0) := ” 0001000000010100 ” ;
CONSTANT c t r l R e g 3 : STDLOGIC VECTOR(15 DOWNTO 0) := ” 0010000000110000 ” ;
CONSTANT powDown : STDLOGIC VECTOR(15 DOWNTO 0) := ” 0000000010000000 ” ; −− Can be OR’ ed w i th c t r l R e g
CONSTANT powUp : STDLOGIC VECTOR(15 DOWNTO 0) := ” 0000000000000000 ” ; −− Can be OR’ ed w i th c t r l R e g
−−S t a t e machine s t a t e t y p e
TYPE s t a t e t y p e IS ( done , reg1 , reg2 , reg3 ) ;
−−S i g n a l s used i n d e s i g n
SIGNAL c n t : INTEGER RANGE 63 DOWNTO 0 ;
SIGNAL da taOut : STDLOGIC VECTOR(63 DOWNTO 0 ) ;
SIGNAL s t a t e : s t a t et y p e ;






PROCESS( r e s e t I n , c l k I n )
BEGIN
IF ( r e s e t I n = ’ 0 ’ ) THEN
c L a t c h I n t e r n a l <= ’ 1 ’ ;
cOut <= ’ 0 ’ ;
s t a t e <= reg1 ;
da taOut <= c t r l R e g 1 & c t r l R e g 1 & c t r l R e g 1 &c t r l R e g 1 ;
c n t <= 15 ;
ELSIF f a l l i n g e d g e ( c l k I n ) THEN
CASE s t a t e IS
WHEN done =>
s t a t e <= done ;
cOut <= ’ 0 ’ ;
c L a t c h I n t e r n a l <= ’ 1 ’ ;
WHEN reg1 =>
IF ( c L a t c h I n t e r n a l = ’ 1 ’ ) THEN
c L a t c h I n t e r n a l <= ’ 0 ’ ;
c n t <= c n t − 1 ;
ELSIF ( c n t = 63) THEN
c L a t c h I n t e r n a l <= ’ 1 ’ ;
s t a t e <= reg3 ;
da taOut <= c t r l R e g 3 & c t r l R e g 3 & c t r l R e g 3 & c t r l R e g 3 ;
ELSE
c n t <= c n t − 1 ;
END IF ;
cOut <= da taOut ( c n t ) ;
WHEN reg2 =>
IF ( c L a t c h I n t e r n a l = ’ 1 ’ ) THEN
c L a t c h I n t e r n a l <= ’ 0 ’ ;
c n t <= c n t − 1 ;
ELSIF ( c n t = 63) THEN
c L a t c h I n t e r n a l <= ’ 1 ’ ;
s t a t e <= done ;
da taOut <= ”XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX XXXX
ELSE
c n t <= c n t − 1 ;
END IF ;
cOut <= da taOut ( c n t ) ;
WHEN reg3 =>
IF ( c L a t c h I n t e r n a l = ’ 1 ’ ) THEN
c L a t c h I n t e r n a l <= ’ 0 ’ ;
c n t <= c n t − 1 ;
ELSIF ( c n t = 63) THEN
c L a t c h I n t e r n a l <= ’ 1 ’ ;
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s t a t e <= reg2 ;
da taOut <= c t r l R e g 2 & c t r l R e g 2 & c t r l R e g 2 & c t r l R e g 2 ;
ELSE
c n t <= c n t − 1 ;
END IF ;
cOut <= da taOut ( c n t ) ;
END CASE;
END IF ;
END PROCESS CheckReset ;
−−COMBINATORIAL LOGIC
cLa tch <= c L a t c h I n t e r n a l ;
c t r l C l k O u t <= c l k I n ;
END a rch ;
A.5 lrClkGenerate.vhd: Sampling clock Generator
LIBRARY IEEE , work ;
USE IEEE . s t d l o g i c 1 1 6 4 .ALL ;
USE IEEE . s t d l o g i c a r i t h .ALL ;
USE IEEE . s t d l o g i c u n s i g n e d .ALL ;
ENTITY l r C l k G e n e r a t e IS
PORT(
mclk : IN STD LOGIC ;
r e s e t : IN STD LOGIC ;
bClk : OUT STD LOGIC ;
l r C l k : OUT STD LOGIC ) ;
END l r C l k G e n e r a t e ;
ARCHITECTURE a rch OF l r C l k G e n e r a t e IS
−−SIGNAL DECLARATIONS




c n t P r o c :
PROCESS( mclk )
BEGIN
IF r i s i n g e d g e ( mclk ) THEN
c n t <= c n t + 1 ;
END IF ;
END PROCESS c n t P r o c ;
l rC lkGen :
PROCESS( mclk )
BEGIN
IF f a l l i n g e d g e ( mclk ) THEN
IF ( c n t = 0) THEN
l r C l k <= ’ 1 ’ ;
ELSE
l r C l k <= ’ 0 ’ ;
END IF ;
END IF ;
END PROCESS l rC lkGen ;
−− bClk <= c n t ( 1 ) ;
bc l k <= mclk ;
−− l r c l k <= c n t ( 7 ) ;
END a rch ;
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A.6 clkDivideBy12.vhd: Clock Divider to Master Clock
LIBRARY IEEE , work ;
USE IEEE . s t d l o g i c 1 1 6 4 .ALL ;
USE IEEE . s t d l o g i c a r i t h .ALL ;
USE IEEE . s t d l o g i c u n s i g n e d .ALL ;
ENTITY c lkD iv ideBy12 IS
PORT(
c l k I n : IN STD LOGIC ; −− Audio Board c l o c k a t 24 .576MHz
r e s e t : IN STD LOGIC ; −− Ac t i ve− low r e s e t
c lkOut : OUT STD LOGIC ;
c lkOut2 : OUT STD LOGIC ) ;
END c lkD iv ideBy12 ;
ARCHITECTURE a rch OF c lkD iv ideBy12 IS
−− SIGNAL DECLARATIONS
SIGNAL c n t : INTEGER RANGE 0 to 2 ;
SIGNAL cn t2 : INTEGER RANGE 0 to 63 ;
SIGNAL cn t3 : STDLOGIC VECTOR(7 DOWNTO 0 ) ;
SIGNAL c l k O u t I n t e r n a l : STDLOGIC ;





c l k d i v i d e r :
PROCESS( c l k I n )
BEGIN
IF r i s i n g e d g e ( c l k I n ) THEN
c n t <= c n t + 1 ;
IF ( c n t = 2) THEN
c l k O u t I n t e r n a l <= NOT c l k O u t I n t e r n a l ;
c n t <= 0 ;
END IF ;
END IF ;
END PROCESS c l k d i v i d e r ;
c l k d i v i d e r 2 :
PROCESS( r e s e t , c l k I n )
BEGIN
IF ( r e s e t = ’ 0 ’ ) THEN
cn t3 <= ” 00000000 ” ;
ELSIF r i s i n g e d g e ( c l k I n ) THEN
cn t3 <= cn t3 + 1 ;
END IF ;
END PROCESS c l k d i v i d e r 2 ;
−− COMBINATORIAL LOGIC
c lkOut <= c l k O u t I n t e r n a l ;
−− c l kOu t <= c l k I n ;
c lkOut2 <= cn t3 ( 7 ) ;
END a rch ;
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APPENDIX B
SCHEMATICS OF AUDIO BOARD DESIGN
This appendix contains the schematic of the various parts ofthe of the multi-channel audio board
which was designed and built for as part of the platform for testing microphone array processing
algorithms.
Figure B.1.Bypass capacitors and ADC capacitors.
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Figure B.2.Clock distribution circuitry.
Figure B.3.Digital interface circuitry needed for switching modes.
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Figure B.4. Power supply system consisting of switchable unregulated supply inputs,and two DC voltage regu-
lators.
Figure B.5.Header interface to the Stratix FPGA board.
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Figure B.6.Analog input circuitry for channels 1 and 2.
Figure B.7.Analog input circuitry for channels 3 and 4.
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Figure B.8.Analog input circuitry for channels 5 and 6.




Figure B.11.The audio output circuitry consisting of a DAC and the analogoutput amplifiers
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APPENDIX C
AUDIOBOARD PCB LAYOUT DIAGRAMS
FigureC.1 through FigureC.4are representations of the layout of the four physical copper layers
of the audio daughterboard. FigureC.1shows the top layer, where the majority of the component
placement and wire routing exists. FigureC.2 shows the second layer of the board, the ground
plane. The figure shows the three distinct ground regions — unregulated ground, analog ground,
and digital ground. These sections are all connected by discrete inductors, which act as low-
pass filters. FigureC.3 shows the power plane, where all non-ground DC voltages are routed.
These include the 5 V and 3.3 V regulator outputs and as well asthe buffered reference voltage,
nominally 2.2 V, which supplies the microphones needed power and gives the DC-operating point
to the ADCs and the DAC. Finally FigureC.4 shows the bottom layer of the board, where a few
components and some additional routing takes place. Note tha this figured is mirrored from the
others so that its text is readable, and therefore it appearsas the bottom of the actual PCB would.
The top and bottom layers exhibit a large amount of groundingcopper to help isolate high
frequency clock signals from lower frequency control and data bit paths. In addition the ground
copper on the top layer provides a mechanism to dissipate heagenerated by the two voltage regu-
lator on the right side of the board.
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Figure C.1.A schematic of the top copper layer of the multi-channel audio PCB.
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Figure C.2.A schematic of the the first internal copper layer of the multi-channel audio PCB, which acts as the
ground plane.
101
Figure C.3. A schematic of the the second internal copper layer of the multi-channel audio PCB, which acts as
the power plane and routing plane for other non-ground DC voltages.
102
Figure C.4.A schematic of the bottom copper layer of the multi-channel audio PCB.
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